

# Certificate of Publication

The Board of

Journal of Emerging Technologies and Innovative Research (ISSN : 2349-5162)

Is hereby awarding this certificate to

### G.Rajesh Babu

In recognition of the publication of the paper entitled

### Design Of 32 Bit Asynchronous RISC-V Processor Using Verilog

Published In JETIR ( www.jetir.org ) ISSN UGC Approved (Journal No: 63975) & 7.95 Impact Factor

Published in Volume 7 Issue 3, March-2020 | Date of Publication: 2020-03-19

Paria P

EDITOR

EDITOR IN CHIEF



**JETIR2003247** 

Research Paper Weblink http://www.jetir.org/view?paper=JETIR2003247



# Certificate of Publication

The Board of

Journal of Emerging Technologies and Innovative Research (ISSN : 2349-5162)

Is hereby awarding this certificate to

### **M.Bhanu Prakash**

In recognition of the publication of the paper entitled

#### Design Of 32 Bit Asynchronous RISC-V Processor Using Verilog

Published In JETIR ( www.jetir.org ) ISSN UGC Approved (Journal No: 63975) & 7.95 Impact Factor

Published in Volume 7 Issue 3, March-2020 | Date of Publication: 2020-03-19

Paria P



**JETIR2003247** 

EDITOR IN CHIEF



Research Paper Weblink http://www.jetir.org/view?paper=JETIR2003247



# Certificate of Publication

The Board of

Journal of Emerging Technologies and Innovative Research (ISSN : 2349-5162)

Is hereby awarding this certificate to

### M.Vijaya Kumari

In recognition of the publication of the paper entitled

#### Design Of 32 Bit Asynchronous RISC-V Processor Using Verilog

Published In JETIR ( www.jetir.org ) ISSN UGC Approved (Journal No: 63975) & 7.95 Impact Factor

Published in Volume 7 Issue 3, March-2020 | Date of Publication: 2020-03-19

Paria P



**JETIR2003247** 

EDITOR IN CHIEF



Research Paper Weblink http://www.jetir.org/view?paper=JETIR2003247

Registration ID : 230049



# Certificate of Publication

The Board of

Journal of Emerging Technologies and Innovative Research (ISSN : 2349-5162)

Is hereby awarding this certificate to

### Ch.v.d.Ashok Kumar

In recognition of the publication of the paper entitled

#### Design Of 32 Bit Asynchronous RISC-V Processor Using Verilog

Published In JETIR ( www.jetir.org ) ISSN UGC Approved (Journal No: 63975) & 7.95 Impact Factor

Published in Volume 7 Issue 3, March-2020 | Date of Publication: 2020-03-19

Paria P

EDITOR

EDITOR IN CHIEF



**JETIR2003247** 

Research Paper Weblink http://www.jetir.org/view?paper=JETIR2003247



# Certificate of Publication

The Board of

Journal of Emerging Technologies and Innovative Research (ISSN : 2349-5162) Is hereby awarding this certificate to

#### G.Sai

In recognition of the publication of the paper entitled

#### Design Of 32 Bit Asynchronous RISC-V Processor Using Verilog

Published In JETIR ( www.jetir.org ) ISSN UGC Approved (Journal No: 63975) & 7.95 Impact Factor

Published in Volume 7 Issue 3, March-2020 | Date of Publication: 2020-03-19

Paria P



**JETIR2003247** 

EDITOR IN CHIEF



Research Paper Weblink http://www.jetir.org/view?paper=JETIR2003247

Registration ID : 230049