

MEMORY SHARING & UTILIZATION AMONG MULTIPLE PROCESSING UNITS TO IMPROVE THE PERFORMANCE OF ATPG PROCESS THROUGH HDL

Mr. A.CHAKRADHAR¹, Mrs.A.KARUNA SRI²

1. Associate Professor, Department of ECE, Jayamukhi Institute of Technological Sciences, Warangal, India

2. Department of ECE, Jayamukhi Institute of Technological Sciences, Warangal, India.

Abstract: A new test generation methodology is proposed that takes advantage of shared memory multi-core systems. Appropriate parallelization of the main steps of ATPG allocates resources in order to minimize workload duplication and multithreading race contention, often encountered in parallel implementations. Recent works on ATPG parallelization for on-chip multicore environments exploit a variety and, often mixture, of parallelism dimensions such as fault parallelism, structural (circuit) parallelism, and algorithmic (including search-space) parallelism. Moreover, the goal of utilizing parallelism often varies. The proposed approach ensures that the obtained acceleration grows linearly with the number of processing cores and, at the same time, keeps the test set size close to that obtained by serial ATPG. The experimental results demonstrate that the proposed methodology achieves higher degree of speed-up than comparable state-of-the-art multi-core based tools, while maintain similar test set sizes.

Keywords—ATPG; Parallel Processing; Multi-core systems

Introduction

Generation of test patterns for combinational logic is a search through the set of all input values to find one that causes the output of a good circuit to differ from that of one containing a fault. Much research has gone into increasing the efficiency of algorithms for ATPG. However, the overall gains achieved through these improvements have not kept pace with increasing circuit size, and computation times are still excessive. This report surveys techniques now being explored to map the ATPG to parallel processing machines. As the size and complexity of IC's continue to grow, the need for fast and effective testing methods for these devices becomes even more important. A significant portion of design time for IC's and digital systems in general, is spent in generating test patterns that distinguish a faulty IC from a fault free one. In order to keep defective products from reaching the market, manufacturers must be able to test their product in an efficient and cost effective manner.

Technology shrinking in the integrated circuit manufacturing process allowed the implementation of multiple processing units

(cores) on a single chip as well as large amounts of on chip memory.




Figure 1: Components of ATPG.

These developments offer extensive processing power that can be used in various computationally intensive problems including popular electronic design automation processes. However, the distributed fashion of this processing power guides towards the development of parallel methodologies that scale well as the number of cores per chip are expected to increase beyond two dozens to hundreds. Automatic Test Pattern Generation

(ATPG), a well-known NP-hard problem, becomes more demanding as devices under test are becoming larger and more complicated and as emerging defects require new fault models of higher complexity.

As a means to increase the testability of the circuits and also to reduce the Automatic Test Pattern Generation (ATPG) complexity, Design-For-Test (DFT) methods are employed. Two main parameters that determine the testability of a circuit are the controllability and observability of its signals. Controllability of a signal refers to its ability or ease to be set to a particular logic value from the primary inputs of the circuit. Observability of a signal refers to its ability or ease to be observed at one of the primary outputs of the circuit.

Automatic Test Pattern Generation (ATPG), a well-known NP-hard problem, becomes more demanding as devices under test are becoming larger and more complicated and as emerging defects require new fault models of higher complexity.

While previously proposed procedures are very effective, among many others, they are inherently non-parallel and thus, cannot rely on automatic parallelization using sophisticated compilers. Proper problem decomposition, workload distribution and final test set re-composition are essential to guarantee the quality of the results while maintaining fault coverage. Since, typically, each core does not consider the entire search space, parallel approach tend to choose local optimal solutions resulting in test set Increase, known as the test inflation problem. Parallel ATPG has been studied before the on-chip multi core era, by either applying bit level parallelism or distributing ATPG components among multiple processing units, not physically on the same chip. These approaches were designed to avoid/minimize communication overhead and were constrained by the machine's word size.

Parallelization speed-up rates and test set inflation are investigated in the recent work of which also considers a shared memory architecture model. Shared memory is utilized as an extremely low latency communication mean with high capacity to leverage synchronization and communication of the process.

Test generation process

Testing digital circuits must include the two classes of digital circuits: combinational and

sequential. For combinational logic circuits, only one test vector sequence is required for stuck-at fault detection. Sequential circuits inherently require the application of a series of test vector sequences for the detection of a fault. Hence, combinational testing is a subset of the sequential test problem. Most sequential test algorithms map the generation of test sequences to iterative combinational test methods. Some techniques allow for the conversion of sequential circuits to combinational circuits for the purpose of testing. This conversion reduces the complexity of test generation for a sequential circuit to that of combinational logic. Therefore, efficient combinational test algorithms are needed to reduce the time spent in test.

Test generation can be achieved either by deterministic test pattern generation or by statistical test pattern generation. Deterministic test pattern generation uses a specific algorithm to generate a test for every fault in a circuit, if a test exists. Statistical test pattern generation randomly selects test vectors, and using fault simulation, determines which faults are detected.

This statistical method can quickly find tests for the easy-to-detect faults, but becomes significantly less efficient when only the hard-to-detect faults remain. Deterministic test pattern generation uses one of numerous Automatic Test Pattern Generation (ATPG) algorithms. ATPG algorithms provide a mechanism to generate a test vector for a specific fault, and fault simulation algorithms are available which can determine if any additional faults are covered by a given vector. As a result, it is now possible to test large circuits within a reasonable period of time

In addition to using algorithmic techniques to improve the efficiency of ATPG, parallel processing environments can be utilized to reduce computation time. There are several methods available to parallelize ATPG. These methods include fault partitioning, heuristic parallelization, search space partitioning, algorithmic partitioning, and topological partitioning of these methods, the simplest to implement is fault partitioning, which divides the fault list across various processors. It is this method of parallelization that is the basis of this investigation.

A common parallelization procedure consists of three steps: (i) decomposition (domain or

functional), (ii) parallel execution, and (iii) final result assembly. Step (ii) can result in significant compromise of the quality of the obtained results and, at the same time, not offer the expected speed-up. An efficient parallel algorithm should effectively overcome challenges such as memory contention and imbalanced workload distribution. The proposed ATPG method appropriately designs all three steps to ensure that these challenges are treated efficiently.




Fig.2. Test generation process

The proposed ATPG method appropriately designs all three steps to ensure that these challenges are treated efficiently. Specifically, two conceptual approaches are adopted: (i) problem partitioning to avoid executing the same work concurrently in different cores and (ii) fine-grained granularity of each step to provide dynamic distribution of work. Various parallel optimization heuristics based on this concept.

The methodology takes advantage of fast and low cost shared memory communication inherent in the underlying architecture in order to coordinate the main steps of the ATPG to avoid redundant work and dynamically allocate the workload while minimizing memory contention caused by multiple cores (threads) when accessing shared data. A test generation flow is proposed in which hard-to-detect faults are targeted first, followed by a parallel fault simulation based merging process to maximize fault coverage. This process employs a series of newly proposed parallelization heuristics to explicitly avoid simultaneous consideration of the same faults by two or more cores, in order to minimize extra work and thread idle time. Any remaining undetected faults are targeted during a following phase, in a similar manner. The obtained experimental results demonstrate the effectiveness of the proposed approach in speeding up the ATPG process.

Shared Memory Architecture

There are two types of parallel processing architectures.

- Shared Memory Architecture
- Message Passing Architecture.

These two differ in their memory organization, resulting in different speed and communication. Programs written for one type of architecture might not perform well when executed on the other architecture.

Shared Memory Systems: Shared memory systems have single global memory which can be accessed by all processors. Processors have their own caches but the address space is the same. A major characteristic of most shared memory systems is that access to data is independent of the processor making the request and is relatively fast, almost as fast as typical memory access times in a uniprocessor system. However, when many processors are making simultaneous requests to a single memory location or bank, and memory access becomes a bottleneck, access times can increase greatly. For this reason, physical memory layout and data organization within the memory are critical to ensure that the memory system can handle as many simultaneous requests as possible.




Figure 3: Shared Memory and Distributed Memory system architectures.

Parallelization methodology and optimizations:

A. Test-Epoch Parallelization:

Fig.4 presents a flowchart illustrating the basic steps of the parallel Test Generation (TG) methodology followed during a test epoch, namely *seed-based TG* and *dynamic test merging and restricted TG*. An epoch explicitly targets on a fault-by-fault basis, only a small subset of the fault list F (F_H for Epoch I and F_R for Epoch II). Note that $F_C = F - (F_H \cup F_R)$ typically constitutes the overwhelming majority of the faults which are easily detectable in an implicit manner (i.e., via fault

simulation). The faults in a fault list are sorted based on structural similarities of fault locations (net list), in order to increase the probability of proximate faults to be detected by the same test.




Fig.4. A test epoch targeting hard-to-detect faults (Epoch I).

B. Parallelization Optimizations

Detection-based Primary Test Selection. In the merging step of Fig.5, test selection is very important for the efficient evolution of merging since it sets the constraints and outcomes of consequent merging iterations, restricted TG, and fault simulation. Practice in ATPG suggests that early fault dropping plays a more important role than having fewer constraints (more unspecified bits) in the test seed. For this reason, the primary test t_i during dynamic merging (merging seed) is selected based on its number of detected faults in d_i . Recall that the fault simulation process performed at the end of the first step of the test epoch.




Fig.5. Dynamic Test merging and Restricted TG processes per core

Test Set Private Consideration.

The search for the best candidate tests to be merged (either the primary or the ones to follow) involves high interaction of each core with the shared memory. Specifically, selecting the primary

test, as well as computing the pair-wise compatibilities with the remaining tests in **TPF**, **inherently** involves memory contention since all cores are searching **TPF**. This issue is addressed by dynamically partitioning **TPF** in n private subsets (n being then number of available cores), one for each core. Each core can only select tests from its own private subset of **TPF** (and the corresponding **DPF**) which can be safely moved to its own private cache. This implicitly minimizes concurrent memory access requests from different cores that can result in inefficient memory utilization due to memory contention. Moreover, it implicitly minimizes duplication of work as each core considers a distinct part in **TPF**. When a core finishes with the merging process within its private part of **TPF**, it is allowed to work on the entire set in order to ensure workload balancing by avoiding idle periods in cores. At this point, concurrent memory accesses can occur, however, their impact is minimal as the bulk of the merging process has already occurred during the private consideration, and, hence, the size of **TPF** is by this point significantly reduced.

Test Provisional Marking

During compatibility merging, the list P_i which holds pair-wise compatibilities between tests requires updating after each merging. This updating is highly demanding in processing resources as it is of cubic complexity in the worst case. To avoid this issue the proposed methodology calculates and ranks compatibilities only once for each test t_i . If a test t_j is selected to be merged with t_i , it is provisionally marked in **TPF** so that it is not merged in another core, explicitly avoiding imposing unnecessary constraints in another thread that performs merging. If compatibility between t_i and a test t_j in P_i is invalidated by a previous merging, merging between t_i and t_j is not completed and the provisional marking is cleared. Otherwise, provisional marking indicates permanent discarding of t_j from **TPF**.

Balanced Workload Distribution:

Distribution of workload to the available cores can significantly impact the speed-up of a parallel methodology. Test generation and fault simulation processes have unpredictable execution times due to the nature of the problems and fault

dropping. Core idle time is minimized by dynamically selecting:

(i) The next fault to be targeted in seed-based test generation in each epoch.

(ii) The next test to be used as primary in test merging.

(iii) The tests to be merged with the primary test seed, and

(iv) The next fault to be targeted in restricted TG based on necessary assignments. Since, data is stored in shared memory (fault list and test seeds), and thus, is easily accessible by all cores, provides a punctual way of determining how the workload will be selected at each step and by each optimization mechanism of the approximation.

Simulation results




Fig.6.Simulated output




Fig.7.RTL schematic of proposed method




Fig.8.Technology schematic of proposed method

CONCLUSION

Proposed a parallel test pattern methodology for shared memory multi-core environments. A number of newly proposed heuristics attempt to avoid assigning the same workload to multiple cores, while the distribution of work in the available resources to minimize core idle time. Experimental results demonstrate high speed-up rates that keep increasing as the number of the available cores increases. Test set size increase is limited and comparable to other state-of-the-art parallel approaches.

REFERENCES

- [1] K. Scheibler, D. Erb and B. Becker, "Improving test pattern generation in presence of unknown values beyond restricted symbolic logic," in Proc. of *ETS*, pp. 1-6, 2015
- [2] S. Eggersglub, K. Schmitz, R. Krenz-Baath and R. Drechsler, "Optimization-based multiple target test generation for highly compacted test sets," in Proc. of *ETS*, pp. 1-6, 2014.
- [3] I. Pomeranz, "Generation of compact multi-cycle diagnostic test sets," in Proc. of *ETS*, pp. 1-1, 2013.
- [4] S. Patil and P. Banerjee, "Fault partitioning issues in an integrated parallel test generation/fault simulation environment," in Proc. of *ITC*, pp. 718-726, 1989.
- [5] J. Wolf, L. Kaufman, R. Klenke, J. H. Aylor, and R. Waxman, "An analysis of fault partitioned parallel test generation," *IEEE Trans. on CAD*, vol. 15, no. 5, pp. 517-534, 1996.
- [6] A. Czutro, I. Polian, M. Lewis, P. Engelke, S. M. Reddy and B. Becker, "Thread-parallel integrated test pattern generator utilizing satisfiability analysis," *International Journal*

of *Parallel Programming*, vol. 38, pp. 185-202, 2010.

[7] K-Y. Liao, C-Y. Chang and JC-M Li "A parallel test pattern generation algorithm to meet multiple quality objectives," *IEEE Trans. on CAD*, vol.30, no. 11, pp. 1767-1772, 2011.

[8] K.-W. Yeh, M.-F. Wu and J.-L. Huang, "A low communication overhead and load balanced parallel ATPG with improved static fault partition method," in Proc. of *Intl. Conf. on Algorithms and Architectures for Parallel Processing*, pp. 362-371, 2009.

[9] JC-Y. Ku, RH-M. Huang, LY-Z. Lin and CH-P. Wen, "Suppressing test inflation in shared-memory parallel Automatic Test Pattern Generation," in Proc. of *ASP-DAC*, pp.664-669, 2014.

[10] K-W. Yeh, J-L. Huang, H-J. Chao and L-T. Wang "A circular pipeline processing based deterministic parallel test pattern generator," in Proc. of *ITC*, pp. 1-8, 2013.

[11] X. Cai, P. Wohl, J.A. Waicukauski and P. Notiyath "Highly efficient parallel ATPG based on shared memory," in Proc. Of *ITC*, pp. 1-7, 2010.

