

Design And Simulation Of Transistor Clamped H Bridge With Multi Carrier Pulse Width Modulation

¹Thara R, ²Sulochana I Akkalkot, ³Anguraja R

¹M.tech Power System, ²Associate Professor, ³Associate Professor & Head of the Department

¹Electrical & Electronics,

¹DBIT , Bangalore, India

Abstract : Reduced voltage stress and low-total harmonic distortion are the main causes for such widespread application of multilevel inverters (MLIs) in various industrial sectors. However, reliability is one of the major concerns of MLIs as it uses a large number of switches as compared with two-level inverters. Therefore, a newly developed transistor clamped H-bridge inverter is proposed in the literature which uses a relatively less number of switches and DC sources as compared with cascaded H-bridge but lacks in reliability due to the absence of redundant states. Hence, in this study, the reliability improvement strategy for newly developed five-level transistor clamped H-bridge-based cascaded inverter is proposed which can be generalized for any number of levels. In the proposed fault tolerant strategy, the fault can be broadly classified based on the two main legs of the proposed inverter. Moreover, the proposed fault tolerant strategy does not require any kind of external circuit for maintaining its capacitor voltage in the balanced state. Finally, to validate the concept, a laboratory prototype of the five-level inverter is developed and results are obtained successfully.

IndexTerms - NPC Inverter, MCPWM, Motor

I. INTRODUCTION

Some components, such as multilevel equations, graphics, and tables are not prescribed, although the various stable text styles are provided. The formatter will need to create these components, incorporating the applicable criteria that follow. Reduced voltage stress and low-total harmonic distortion are the main causes for such widespread application of multilevel inverters (MLIs) in various industrial sectors. However, reliability is one of the major concerns of MLIs as it uses a large number of switches as compared with two-level inverters. Therefore, a newly developed transistor clamped H-bridge inverter is proposed in the literature which uses a relatively less number of switches and DC sources as compared with cascaded H-bridge but lacks in [1] reliability due to the absence of redundant states. Hence, in this study, the reliability improvement strategy for newly developed five-level transistor clamped H-bridge-based cascaded inverter is proposed which can be generalized for any number of levels. In the proposed fault tolerant strategy, the fault can be broadly classified based on the two main legs of the proposed inverter. Moreover, the proposed fault tolerant strategy does not require any kind of external circuit for maintaining its capacitor voltage in the balanced state.

The pulse width modulation (PWM) multilevel inverter as an effective alternative to current inverter topologies and provided an introduction of the modeling techniques and the most common modulation strategies. *Lai and Peng* have described three recently developed multilevel voltage source converters and the techniques to balance the voltage between different levels in multilevel converters. *Rodriguez* have described the most relevant control and modulation methods developed for this family of converters: multilevel sinusoidal pulse width modulation (SPWM), multilevel selective harmonic elimination, [2][3] and space-vector modulation. Tolbert have experimentally demonstrated that traditional two-level high-frequency PWM inverters for motor drives have several problems associated with their high-frequency switching and two different multilevel topologies are identified for use as a converter for electric drives. *Rodriguez* have introduced the PWM regenerative rectifiers with reduced input harmonics and improved power factor. In early stages, multilevel active rectifiers were employed mainly in high-voltage, high power industrial and traction applications because they distribute the applied voltage among a number of cascaded power devices, thus overcoming their voltage limits and allowing the elimination of output transformers in medium- to high-voltage systems. Since their output voltage is a modulated staircase, the fact that they outperform two-level PWM inverters in terms of total harmonic distortion (THD), [5] [6] without the use of bulky expensive and dissipative passive filters, has been demonstrated in Cecati Multilevel inverters in the field of renewable energies, including PV generators, have been described in Kjaer and Calais and Agelidis. *Calais and Gonzalez* have developed unipolar SPWM full-bridge with transformer-less grid-connected inverter, a lot of depth researches, where new freewheeling paths are constructed to separate the photovoltaic array (PVA) from the grid in the freewheeling period.

Multi cell DC-AC converter for applications in renewable energy systems. Alonso have introduced a new control method and proportional PWM of the cascaded H-bridge multilevel converter for grid-connected PV systems, and this control makes each H-bridge module [10] supply different power levels, allowing, therefore, for each module an independent maximum power point tracking of the corresponding PVA. Walker and Sernia [14] have proposed an alternative topology of non-isolated per panel DC-DC converters connected in series to create a high-voltage string connected to a simplified DC-AC inverter, and buck, boost, buck-boost, and Conk converters are considered as possible DC-DC converters that can be cascaded [6]. *Rahiman* have developed a 15-level cascaded H-bridge configuration; equal DC voltages are selected for each unit, with step modulation and fundamental

frequency switching which reduced conduction loss and switching loss. Kang et al.16 have developed multilevel PWM inverters suitable for the use of stand-alone PV power grid-connected inverters for PV modules. *Alepuz* have described a three-level inverter that can be used to interface distributed DC energy sources with a main AC grid or as an interface to a motor drive. Ozdemir have proposed a five-level DMLI fundamental frequency switching strategy for three phase stand-alone PV systems by selecting the switching angles such that the lower order harmonics are eliminated. Besides being able to maximize the power obtained from the PVAs, the multilevel converter usually presents the advantages of reducing the device voltage stress, being more efficient, and generating a lower output, that is, a voltage harmonic distortion. Among the following three main families of multilevel converters, diode-clamped, capacitor clamped, and cascaded H-bridge, the latter is usually considered in the literature for PV applications.

Shanthy and Natarajan have proposed multilevel inverter control strategies implemented in real time using field-programmable gate array (FPGA) for linear and non-linear loads. *Yang* have introduced H_{∞} controller with explicit robustness in terms of grid-impedance variations to incorporate the desired tracking performance and stability margin. Josh have proposed multilevel inverter in the field of renewable energies, which reduces output filter dimensions and influences the perturbations caused by cloud darkening or seasonal variations. Mei have proposed an improved phase disposition pulse width modulation (PDPWM)[8][9] for a modular multilevel inverter which is used for PV grid connection to achieve dynamic capacitor voltage balance without the help of an extra compensation signal. It is clear from the above literature works that many researchers are addressing their efforts in proposing new inverter topologies or in modifying the existing ones, aiming at improving the quality of the energy available at the inverter terminals. Among the available multilevel inverter topologies, cascaded H-bridge multilevel inverter is proven to be the best for its high power-handling capacity and reliability due to its modular topology and constitutes a promising alternative that can be extended to allow a transformer-less connection to the grid. The cascaded H-bridge multilevel inverter requires separate DC source, and it is a drawback when a single DC source is available, but it becomes a very attractive feature in the case of PV systems because solar cells can be assembled in a number of separate generators. The [6]CHB-MLI supports different PWM techniques like SPWM, selective harmonic elimination pulse width modulation (SHEPWM), and optimized harmonic stepped waveform (OHSW)

II. TYPE STYLE AND FONTS

Modulation strategy: The gate pulses for the switches in the proposed topology is provided by using suitable multi-carrier pulse width modulation (MCPWM) strategy with a carrier frequency of 5 kHz,




Fig 2.1 H Bridge inverter

Whereas reference signal frequency is kept at

50 Hz. In MCPWM scheme, the carrier signals are compared with the reference signal and the pulses so obtained are used for switching of the devices corresponding to their respective voltage levels. Under normal operating conditions, the modulation index is close to unity, whereas under the faulty condition the modulation index is reduced to half. Fig. 4.1 shows the control strategy adopted for obtaining the pulses for individual switches. For simplicity, the carrier frequency is assumed to be about 100 Hz, which can be increased to any specified frequency with same control strategy, as shown in Fig. 4.2. Here in one cycle, the reference signal is divided into nine different modes:

Mode 1:

$a_0 = 0 < t < t_1$ and $t_4 < t < t_5$ and $t_8 < t < 0.02$ Mode2:

$a_1 = t_1 < t < t_2$ and $t_3 < t < t_4$

Mode 3:

$a_2 = t_2 < t < t_3$

Mode 4:

$a_{-1} = t_5 < t < t_6$ and $t_7 < t < t_8$

Mode 5:

$$a-2 = t_6 < t < t_7 \quad (10)$$

By using logical operators switching pulses for the switches can be obtained as:

$$S1 = a_2$$

$$S2 = a-2$$

$$S3 = a-1 + a-2$$

$$S4 = a_0 + a-1 + a-2$$

$$S5 = a_0 + a_1 + a_2 \quad S6 = a_1 + a_2$$

$$S7 = a_0 + a_1 + a-1$$




Fig 2.2 simulation results of Multi carrier pulse width modulation

After using above combinational logic, the switching pulse for normal operating conditions have been obtained and is depicted in Fig. 4.3. Under a fault condition on the switches of leg-I, only the modulation index is modified and keeping the switching scheme same as in normal state.

III. COMPARISON AND DISCUSSION

The template is used to format your paper and style the text. All margins, column widths, line spaces, and text fonts are prescribed; please do not alter them. You may note peculiarities. For example, the head margin in this template measures proportionately more than is customary. This measurement and others are deliberate, using specifications that anticipate your paper as one part of the entire proceedings, and not as an independent document. Please do not revise any of the current designations. In this section a suitable comparison is drawn between proposed and conventional topologies for a five-level inverter.

Table-3.1 comparison of various topologies based on blocking voltage

PARAMETERS	5-LEVEL TCHB TOPOLOGY	5-LEVEL TCHB PROPOSED	CHB	NPC	FC	11	12	13
VDC/2	1	5	8	8	8	20	2	4
VDC	4	2	0	0	0	2	0	4
Total blocking voltage	9/2*VDC	9/2*VDC	4*VDC	4*VDC	4*VDC	12*VDC	10*VDC	6*VDC
Dc source	1	1	2	1	1	1	4	1
capacitor	2	2	0	4	10	7	0	2
clamped diode	2	0	0	12	0	0	0	2
Reliability	NO	YES	YES	NO	NO	YES	YES	YES

Table 3.1 gives the detailed comparison of various topologies based on blocking voltage, DC source and capacitor requirement, clamping diodes and fault tolerance abilities. In proposed modified TCHB topology for five-level inverter, one leg is formed by NPC leg instead of CHB leg. Even though the number of switches looks more in proposed modified topology, but the total blocking voltage remains the same as compared with TCHB inverter as given in Table 1. Proposed topology and CHB is tolerable to fault as compared with the rest of the topologies as given in Table 4, respectively.

Table 1 also provides the comparison of proposed topology which recently proposed fault tolerant topologies. The reliability of the proposed topology is more since it requires less number of switches as compared with topologies of [11]. Moreover, the total amount of voltage blocked by proposed by the switches of proposed topology is least as compared with topologies of , respectively. Moreover, the topology of [11] cannot tolerate fault on any of the switches (i.e. total eight switches) which are closer to its DC link. Proposed topology requires less number of DC sources as compared with the topology of [12]. Topology [13] cannot be operated under short circuit fault conditions, whereas the proposed topology can be operated under both open and short circuit fault.

IV. RESULTS

Before you begin to format your paper, first write and save the content as a separate text file. Keep your text and graphic files separate until after the text has been formatted and styled. Do not use hard tabs, and limit use of hard return to only one return at the end of a paragraph. Do not add any kind of pagination anywhere in the paper. Do not number text heads—the template will do that for you.

Finally, complete content and organizational editing before formatting. Please take note of the following items when proofreading spelling and grammar. Simulation Results of Proposed system are shown below




Fig 4.1 M PWM techniques applied for switches
 Fig 4.1 shows the switching operation of the system under no fault condition




Fig 4.2 Normal condition
 Fig 4.2 shows the five level output of voltage and current of the Hbridge under the no fault condition




Fig 4.3 Leg one fault
 Fig 4.3 shows the output of voltage and current of H Bridge under leg one fault




Fig 4.4 Leg two faults

The above Fig shows the output of voltage and current of H Bridge under leg two faults Results with motor load




Fig4.5 Motor load output

Fig 4.5 shows the output of total current, winding current, voltage of capacitor and rotor speed of H Bridge under motor load

IV.CONCLUSION

This NPC leg helps in creating inner voltage redundancies due to which inverter can still be operated under faulty conditions as three-level inverter by reconfiguring the control technique. Moreover, fault on the capacitor can be tolerated, but with increased voltage ripples in the capacitor voltage under faulty conditions. Proposed topology poses add on advantage of self-voltage balancing of its capacitor voltage both under normal and post-fault state.

V. ACKNOWLEDGMENT

The authors are thankful to faculty of Department of Electrical & Electronics Engineering, Don Bosco Institute of Technology for providing necessary facilities, support and suggestions.

REFERENCES

- [1] Baker, R.H., Bannister, L.H.: 'Electric power converter'. US Patent 3 867 643, February 1975
- [2] Rodriguez, J., Lai, J.-S., Peng, F.Z.: 'Multilevel inverters: a survey of topologies, controls, and applications', *IEEE Trans. Ind. Electron.*, 2002, 49, (4), pp. 724–738
- [3] Rodriguez, J., Bernet, S., Wu, B., et al.: 'Multilevel voltage-source-converter topologies for industrial medium-voltage drives', *IEEE Trans. Ind. Electron.*, 2007, 54, (6), pp. 2930–2945
- [4] Franquelo, L.G., Rodriguez, J., Leon, J.I., et al.: 'The age of multilevel converters arrives', *IEEE Ind. Electron. Mag.*, 2008, 2, (2), pp. 28–39
- [5] Cheng, Y., Qian, C., Crow, M.L., et al.: 'A comparison of diode-clamped and cascaded multilevel converters for a STATCOM with energy storage', *IEEE Trans. Ind. Electron.*, 2006, 53, (5), pp. 1512–1521
- [6] Barrena, J.A., Marroyo, L., Vidal, M.A.R., et al.: 'Individual voltage balancing strategy for PWM cascaded H-bridge converter-based STATCOM', *IEEE Trans. Ind. Electron.*, 2008, 55, (1), pp. 21–29
- [7] Alepuz, S., Busquets-Monge, S., Bordonau, J., et al.: 'Interfacing renewable energy sources to the utility grid using a three-level inverter', *IEEE Trans. Ind. Electron.*, 2006, 53, (5), pp. 1504–1511
- [8] Ristow, A., Begovic, M., Pregelj, A., et al.: 'Development of a methodology for improving photovoltaic inverter reliability', *IEEE Trans. Ind. Electron.*, 2008, 55, (7), pp. 2581–2592
- [9] Flores, P., Dixon, J., Ortuzar, M., et al.: 'Static Var compensator and active power filter with power injection capability, using 27-level inverters and photovoltaic cells', *IEEE Trans. Ind. Electron.*, 2009, 56, (1), pp. 130–138
- [10] Liu, C.-H., Hsu, Y.-Y.: 'Design of a self-tuning PI controller for a STATCOM using particle swarm optimization', *IEEE Trans. Ind. Electron.*, 2010, 57, (2), pp. 702–715
- [11] Yang, S., Bryant, A., Mawby, P., et al.: 'An industry-based survey of reliability in power electronic converters', *IEEE Trans. Ind. Appl.*, 2011, 47, (3), pp. 1441–1451
- [12] Li, J., Huang, A.Q., Liang, Z., et al.: 'Analysis and design of active NPC (ANPC) inverters for fault-tolerant operation of high-power electrical drives', *IEEE Trans. Power Electron.*, 2012, 27, (2), pp. 519–533
- [11] Chen, A., Hu, L., Chen, L., et al.: 'A multilevel converter topology with fault-tolerant ability', *IEEE Trans. Power Electron.*, 2005, 20, (2), pp. 405–415
- [12] Nicolas-Apruzzese, J., Busquets-Monge, S., Bordonau, J., et al.: 'Analysis of the fault-tolerance capacity of the multilevel active-clamped converter', *IEEE Trans. Ind. Electron.*, 2013, 60, (11), pp. 4773–4783
- [13] Choi, U.M., Lee, K.B., Blaabjerg, F.: 'Diagnosis and tolerant strategy of an open-switch fault for T-type three-level inverter systems', *IEEE Trans. Ind. Appl.*, 2014, 50, (1), pp. 495–500