

IMPLEMENTATION OF A 0.3V DIFFERENTIAL DIFFERENCE AMPLIFIER

P.Ramesh, Assistant professor, ECE department, Usha Rama College of engineering and technology, Telaprolu
B.Lakshmi Prasanna (16NG1A0403), ECE department, Usha Rama College of engineering and technology,
Telaprolu

K.Rajesh (16NG1A0428), ECE department, Usha Rama College of engineering and technology, Telaprolu

J.Anusha (16NG1A0424), ECE department, Usha Rama College of engineering and technology, Telaprolu

Abstract: In This Work we are presented A new silicon realization of an ultra-low-voltage and ultra-low-power differential-difference amplifier (DDA). The circuit combines the idea of non-tailed bulk-driven differential pairs with a partial positive feedback used for voltage gain boosting. The DDA operates from VDD ranging from 0.3 to 0.5 V.

Index terms – Bulk-driven, differential difference amplifier, low-voltage CMOS, low-power CMOS.

Introduction:

In Recent years there is an increased interest in design of ultra-low-voltage (ULV) and ultra-low-power (ULP) analog and mixed-signal circuits. This new trend is mainly associated with the development of medical implants and autonomous sensor nodes supplied with non-conventional energy sources. The design of high-performance analog circuits with supply voltages (VDD) of the order of several saturation voltages of an MOS transistor (V_{DSsat}) is a real challenge for analog designers.

The circuit is implemented in “TANNER TOOLS” (16.0V) with 45nm technology and supplied with VDD ranging from 0.3 to 0.5V. For differential difference amplifier we are having cmos structure and current mirror circuit. First we need to know what is cmos and what is current mirror circuit. CMOS: combination of pmos and nmos is called cmos. The CMOS circuit is also called as inverter. Current mirror circuit: A current mirror is a circuit designed to copy a current through one active device by controlling the current in another active device of a circuit.

Proposed system:

Circuit Description:

The schematic of the DDA circuit proposed in this work and its circuit symbol are shown in Figs. 1a. and 1b. respectively. The DDA has two input ports and its output voltage is described by the following equation:

$$V_o = A_v[(V_{pp}-V_{pn})-(V_{np}-V_{nn})]$$

Where A_v is the open-loop differential voltage gain. The particular realization of DDA described in this work consists of an input operational transconductance amplifier (OTA) (M1-M10) and a class A output stage (M11, M12). The capacitance C_C is used for frequency compensation. The input OTA consists of two gain stages, namely, an input differential amplifier (M1-M8), and a differential to single-ended converter (M9-M10), which also provides voltage gain.

Let us consider the pair M1-M2 with $V_{np} = V_{nn} = V_{icm}$. Which YJ8U76 means if the circuit is active or inactive V_{np} and V_{nn} are always equal to zero.




Fig 1 : (a) The proposed DDA(Differential Difference Amplifier) (b) Circuit Symbol

Implementation and simulation results:

We are implementing this work in “TANNER TOOLS”(16.0V) with 45nm technology. Differential difference amplifier acts as voltage follower. Which is one of the main application of DDA.




Fig 2: DDA configured as Voltage Follower

We already note that the Vdd ranging from 0.3v to 0.5v so we are verified this in 0.3v and 0.5v

Fig 6: Block diagram and truth table for existing system




Fig 3: Simulation results when Vdd is 0.3v (DDA as Voltage Follower)




Fig 4: Simulation results when Vdd is 0.5v (DDA as Voltage Follower)




Fig 5: Simulation results for proposed system (Differential Difference Amplifier)

Table :performance analysis

Parameter	[10] ^d	[11]	Proposed
Process [μm]	0.05	0.18	0.192
V_{DD} , [V]	0.4	0.3	0.3
P_{diss} , [μW]	31.8	0.022	0.0003
A_{v0} , [dB]	58.6	>60	>60
GBW, [MHz]	2.31	$1.85e^{-3}$	$1.1e^{-008}$
Phase margin, [$^{\circ}$]	50	67	69
Average SR, [V/ms]	117	1.55	1.62
C_1 , [pF]	20	20	20
Thermal noise, [$\text{nV}/\text{Hz}^{1/2}$]	139	2580	2582
V_{DD}/V_{TH}	1.43	0.6	0.6
FOM ₁ , [1/V]	81.3	168	170
FOM ₂ , [-]	42.2	141	151

Advantages:

1. It has noise cancellation property
2. Can reduce external interferences
3. The nature of this amplifier is linear
4. The amplifiers help to increase CMRR Which further helps to avoid unwanted signal




Fig 6: final analysis

Disadvantages:

1. Complexity
2. Proper biasing needed

Applications:

1. As a Voltage follower
2. Balun /instrumentation amplifier
3. Floating current source
4. Common mode feedback that does not load the outputs
5. RF amplifier gain control
6. Used as a Precision rectifier

Conclusion:

This project presents a high-performance architecture for sub 0.5-V BD DDA. The proposed solution exploits the non-tailed differential pairs to allow its operation under extremely low supply voltages. In this project we are implementing the DDA circuit by using the tool “TANNER TOOLS” with 45nm technology.

References:

1. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS–I: REGULAR PAPERS Design and Implementation of 0.3V Differential Difference Amplifier using 45nm CMOS.
2. Digital electronics by wakerly
3. VLSI Design by pucknell
4. T. Kulej, “0.5-V bulk-driven CMOS operational amplifier,” IET Circuits, Devices Syst., vol. 7, no. 6, pp. 352–360, Nov. 2013.
5. D. J. Allstot, “A precision variable-supply CMOS comparator,” IEEE J. Solid-State Circuits, vol. JSSC-17, no. 6, pp. 1080–1087, Dec. 1982.
6. Inthiyaz, S., Sk, H. A., Konduri, P. S., Inani, A., Risthitha, N., Dhiraj, V., ... & Saikumar, K. (2020). A novel approach of MRI-CT Image fusion using CWT for finding Disease location. International Journal of Research in Pharmaceutical Sciences, 11(1), 497-506.
7. Shameem, S., RamaKrishna, T. V., Sahithi, M., Rohitha, B., Keerthana, J., Sk, H. A., ... & Saikumar, K. (2020). Design of MEMS-based Microfluidic Channel to Detect Cancer Cells in Blood. International Journal of Research in Pharmaceutical Sciences, 11(1), 561-566.
8. Saikumar, K., & Rajesh, V. (2020). Coronary blockage of artery for Heart diagnosis with DT Artificial Intelligence Algorithm. International Journal of Research in Pharmaceutical Sciences, 11(1), 471-479.

9. Ahammad, Sk, V. Rajesh, K. Saikumar, Sridevi Jalakam, and G. N. S. Kumar. "Statistical analysis of spinal cord injury severity detection on high dimensional MRI data." *International Journal of Electrical & Computer Engineering* (2088-8708) 9 (2019).
10. Sai Kumar Kayam, K.Raghava Rao, Srinivasakumar Ch, Gurram narender, A Sreenivasa rao, Sk Hasane Ahammad. "Efficient 1024-Point Low Power Radix-22 FFT Processor with MFFMD." *International Journal of Innovative Technology and Exploring Engineering (IJITEE)* ISSN: 2278-3075, Volume-8 Issue-7, May, 2019.
11. Saikumar, K., Rajesh, V., Ramya, N., Ahammad, S. H., & Kumar, G. N. S. (2019). A deep learning process for spine and heart segmentation using pixel-based convolutional networks. *Journal of International Pharmaceutical Research*, 46(1), 278-282.
12. Rajesh, V., Saikumar, K., & Ahammad, S. H. (2019). A Telemedicine Technology for Cardiovascular Patients Diagnosis Feature Using KNN-MPM Algorithm. *Journal of International Pharmaceutical Research*, 46, 72-77.

