



VLSI Implementation of High Performance Approximate Multipliers for FPGA Application

¹Vaishali Chawariya ²Prashant Chaturvedi

¹Research Scholar, ²Professor

Department of Electronic & Communication Engineering,
Lakshmi Narain College of Technology, Bhopal, India

Abstract : It is possible to use a variety of computer arithmetic systems to carry out a complex multiplier. The efficiency of an FPGA-VLSI processor relies on how quickly its digital signal processing operations can be carried out. In order to achieve both high accuracy and speed, the authors of this work offer a concept for a 64-bit approximation multiplier technique that utilises compressors and partial product multipliers. For artificial intelligence (AI) based FPGA-VLSI applications, approximate multipliers are among the fastest multipliers available. The suggested study reveals a 64-bit approximation to a 64-bit multiplication. To implementation of the proposed 64 bit digital approximate multiplier, we are using the partial product or dada based multiplication technique; in which the 64 bit multiplication process complete in the partial form. 64 bit split into the 32, 16, 8, 4 and 2 bit multiplication. We are considering performance parameters in terms of the area, latency and PDP. The area is reducing upto 55%, latency and PDP is reducing approx upto 70% then existing work. Proposed multiplier gives 99% accuracy. The FPGA integrated circuit utilised for the simulation is a member of the virtex 7 family.

Index Terms – Partial product, VLSI, Xilinx, FPGA, Approximate, Digital, Multiplier, Area, Latency, Power.

I. INTRODUCTION

Important parts of modern circuits that increase the processing speed of processors are those that perform arithmetic operations such as multiplication, addition, and subtraction. Anyhow, the processor's multiplier unit is crucial to its speed. As a result, this boosts the appeal of fast multiplier design for use in ALU and other high-performance signal processors. In the last couple of decades, researchers have introduced a few novel multiplier engineering developments. Both Booth's multiplier and the modified version of it are well-known in modern VLSI design, although they both come with their own set of drawbacks. To get to the final response, this multiplier has to take a few intermediate stages, which slows down the processing time. These intermediate procedures include a few iterative operations, such as inspection and subtraction, which reduce processor performance exponentially with increasing bit counts in the multiplier and multiplicand. Since the development of fast processors is now a top priority, new technologies that can outpace the multiplier in question must be introduced. One more engineering method reliant on an approximate multiplier is explored in order to overcome the drawback of the conventional multiplier booth's multiplier and the modified multiplier booth's multiplier.

Error-tolerant applications like media signal preparation and data mining mean that precise processing units are not always necessary. They may be replaced with close equivalents. The study of approximation computing as a means to create error-tolerant software is on the rise. The fundamental components of these programmes are organised by adders and multipliers. Advanced sign preparation applications benefit from the suggested transistor-level implementation of approximation complete adders. Multipliers that use midway products may benefit from their suggested complete adders.

The development of approximate computing as a solution to the design of energy-efficient advanced frameworks is a relatively recent phenomenon. Mixture of media, acknowledgement, and information mining are all examples of applications that may function with less than perfect accuracy in calculations because of their inherent robustness to mistake. In such contexts, approximation circuits may play an important role as a potential choice for reducing space, power, and delay in sophisticated frameworks that can tolerate some loss of exactness, hence achieving higher performance in vitality efficiency.

Approximate Rather of relying on a guaranteed accurate result, applications may use approximation computing, a computation technique that recovers a possibly erroneous result.

Since approximation fundamental data (like control activities) might lead to undesirable outcomes like programme crash or incorrect yield, presenting estimates in non-basic data is a crucial need of approximate computing.

II. PROPOSED METHODOLOGY

The proposed study aims to provide a 64-bit approximation multiplier with high throughput and low latency for cutting-edge DSP applications. Prior to this, it is built for both 16-bit and 32-bit use in a wide range of programmes.

Proposed work is as followings-

- One of the goals is to create an approximate 64-bit by 64-bit multiplier.
- To implement using verilog code on the Xilinx platform.
- To determine the values of many factors, including area, power, delay, and power delay product (PDP).

- Evaluate the precision of the new multiplier against the previous approximation.




Figure 1: Flow Chart

The suggested flowchart is shown in figure 1. This process diagram makes it evident which modules contribute to the development and operation of the proposed approximation multiplier.

It simulates and displays the results of the following operations:

- Carry Save Adder
- Dadda or Partial product Multiplier
- Full Adder
- Half Adder

III. SIMULATION AND RESULT

The suggested 64-bit approximation multiplier is realised in Xilinx 14.7 version utilising verilog language. The results of the test bench are validated and simulated using the Isim simulator. The suggested technique was developed using a behavioural modelling approach. The Artix and vertex Family has a lot of experience with actualization. This experimental setup results is based on the virtex 7 FPGA IC.




Figure 2: Top level View

Figure 2 provides a high-level illustration of the proposed 64-bit approximation multiplier. Input 'a' is 64 bits, whereas 'b' is 24 bits. This multiplier will provide 128-bit results for the 'c' output. The bit that is produced by a digital multiplier is the sum of the bits that went into creating the multiplier.

Binary Number Input-1 [64-bit]

Input (a) =

1010111110000110101010101111000011110000111100001111111111110

Input (b) =

110101111111100000011111000001111110000001111100000011111100




Figure 6: Comparison of Latency

Figure 6 represents the comparison of the latency of the previous and proposed work. The proposed multiplier consumes less time delay or latency than existing

IV. CONCLUSION

The suggested study reveals a 64-bit approximation to a 64-bit multiplier. The FPGA IC from the Virtex 7 series is utilized to simulate the outcomes. The suggested approximation multiplier is optimized for 64-bit by 64-bit multiplication, whereas its predecessor was optimized for 16-bit by 16-bit multiplication. The optimized area in terms of LUTs is 206 for the existing work and 95 for the proposed work. The value of latency or delay is 4.721ns in the previous and 1.376ns for the proposed. The calculated PDP value is 29.627pJ for the existing and 9.35pJ for the proposed work. Previous work shows the unsigned and signed accurate architecture provides up to 25% and 53% reduction in LUT utilization, respectively, for different sizes of multipliers. Moreover, with unsigned approximate multiplier architectures, a reduction of up to 51% in the critical path delay can be achieved with an insignificant loss in output accuracy. The proposed multiplier utilizes reduced area up to 55%, logic delay or latency is reduced up to 70% and PDP is also reduced up to 70%. Therefore the proposed multiplier gives better performance than existing multiplier.

REFERENCES

1. S. Ullah, S. Rehman, M. Shafique and A. Kumar, "High-Performance Accurate and Approximate Multipliers for FPGA-Based Hardware Accelerators," in *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, vol. 41, no. 2, pp. 211-224, Feb. 2022, doi: 10.1109/TCAD.2021.3056337.
2. F. Frustaci, S. Perri, P. Corsonello and M. Alioto, "Approximate Multipliers With Dynamic Truncation for Energy Reduction via Graceful Quality Degradation," in *IEEE Transactions on Circuits and Systems II: Express Briefs*, vol. 67, no. 12, pp. 3427-3431, Dec. 2020, doi: 10.1109/TCSII.2020.2999131.
3. H. Waris, C. Wang and W. Liu, "Hybrid Low Radix Encoding-Based Approximate Booth Multipliers," in *IEEE Transactions on Circuits and Systems II: Express Briefs*, vol. 67, no. 12, pp. 3367-3371, Dec. 2020, doi: 10.1109/TCSII.2020.2975094.
4. A. Sinha Roy and A. S. Dhar, "SIBAM—Sign Inclusive Broken Array Multiplier Design for Error Tolerant Applications," in *IEEE Transactions on Circuits and Systems II: Express Briefs*, vol. 67, no. 11, pp. 2702-2706, Nov. 2020, doi: 10.1109/TCSII.2020.2969903.
5. D. M. Ellaithy, M. A. El-Moursy, A. Zaki and A. Zekry, "Dual-Channel Multiplier for Piecewise-Polynomial Function Evaluation for Low-Power 3-D Graphics," in *IEEE Transactions on Very Large Scale Integration (VLSI) Systems*, vol. 27, no. 4, pp. 790-798, April 2019, doi: 10.1109/TVLSI.2018.2889769.
6. J. Ye and M. Shieh, "Low-Complexity VLSI Design of Large Integer Multipliers for Fully Homomorphic Encryption," in *IEEE Transactions on Very Large Scale Integration (VLSI) Systems*, vol. 26, no. 9, pp. 1727-1736, Sept. 2018, doi: 10.1109/TVLSI.2018.2829539.
7. V. Leon, G. Zervakis, D. Soudris and K. Pekmestzi, "Approximate Hybrid High Radix Encoding for Energy-Efficient Inexact Multipliers," in *IEEE Transactions on Very Large Scale Integration (VLSI) Systems*, vol. 26, no. 3, pp. 421-430, March 2018, doi: 10.1109/TVLSI.2017.2767858.
8. Z. Zhang and Y. He, "A Low-Error Energy-Efficient Fixed-Width Booth Multiplier With Sign-Digit-Based Conditional Probability Estimation," in *IEEE Transactions on Circuits and Systems II: Express Briefs*, vol. 65, no. 2, pp. 236-240, Feb. 2018, doi: 10.1109/TCSII.2017.2709801.
9. X. Cui, W. Dong, W. Liu, E. E. Swartzlander and F. Lombardi, "High Performance Parallel Decimal Multipliers Using Hybrid BCD Codes," in *IEEE Transactions on Computers*, vol. 66, no. 12, pp. 1994-2004, 1 Dec. 2017, doi: 10.1109/TC.2017.2706262.
10. O. Akbari, M. Kamal, A. Afzali-Kusha and M. Pedram, "Dual-Quality 4:2 Compressors for Utilizing in Dynamic Accuracy Configurable Multipliers," in *IEEE Transactions on Very Large Scale Integration (VLSI) Systems*, vol. 25, no. 4, pp. 1352-1361, April 2017, doi: 10.1109/TVLSI.2016.2643003.
11. R. Zendegani, M. Kamal, M. Bahadori, A. Afzali-Kusha and M. Pedram, "RoBA Multiplier: A Rounding-Based Approximate Multiplier for High-Speed yet Energy-Efficient Digital Signal Processing," in *IEEE Transactions on Very Large Scale Integration (VLSI) Systems*, vol. 25, no. 2, pp. 393-401, Feb. 2017, doi: 10.1109/TVLSI.2016.2587696.
12. G. Singh Rajput, R. Thakur, R. Tiwari, "VLSI implementation of lightweight cryptography technique for FPGA-IOT application", *Materials Today: Proceedings*, 2023, ISSN 2214-7853, //doi.org/10.1016/j.matpr.2023.03.486.