

# An analytical study on carbon nanotube field effect transistors of compact vlsi

R.Gopi Reddy, Research Scholar, Department of ECE, Sunrise University, Alwar, Rajasthan

Dr.Sachin Saxena , Supervisor, Department of ECE, Sunrise University, Alwar, Rajasthan

**Abstract**— Ternary full viper (TFA) which is a fundamental sub-square of AS module, is changed utilizing distinctive circuit procedures to enhance its productivity as far as PDP. Three new designs of TFA are introduced. The main TFA design named as rapid TFA (HS-TFA) utilizes a symmetric draw up and pull-down networks alongside a resistive voltage divider as its fundamental part, which is designed utilizing transistors. Contrasted with as of late created TFA accessible in literature, HS-TFA gets enhanced speed however high power scattering. So as to decrease control utilization, a moment TFA named as low power TFA (LP-TFA) is proposed. LP-TFA makes utilization of complimentary pass transistor rationale style and accomplishes low power utilization with peripheral reduction in PDP. To get enhanced PDP further, a third TFA is actualized in powerful rationale. This TFA is named as unique TFA (DTFA) which utilizes a manager designed for ternary esteems keeping in mind the end goal to ease charge sharing issue. The acknowledgment of each of the three TFA takes the upsides of inborn binary nature (0 and 1) of info convey prompting effortlessness in designs. *AS module has a minor misfortune in power delay item (PDP) however multiplier, comparator and selective OR modules demonstrate moved forward PDP. As an outcome, HO-TALU gets critical diminishment in gadget number with insignificantly increment in PDP for expansion and subtraction operations just in correlation with CNTFET-based ternary designs accessible in the literature. Design of 2-bit HO-TALU is altered to build up a 2-bit HO-TALU cut which could be effortlessly fell to develop N-bit HO-TALU.*

**Index Terms**— VLSI,CNTFET,TFA,TALU,multiplier,comparator,PDP.

## 1 INTRODUCTION


Also, all new TFAs and 2-bit comparator are less touchy to voltage and temperature varieties concerning existing designs. Next, design of 2-bit control improved ternary ALU (PO-TALU) utilizing CNTFETs is exhibited. 2-bit PO-TALU useful modules: snake subtract or-selective OR (ASE) and multiplier, are designed utilizing new corresponding CNTFET-based binary computational unit and a low multifaceted nature encoder. ASE disposes of select OR and subtract or modules from the traditional engineering. Multiplier utilizes another productive convey include (CA) obstruct in place of ternary half viper. Subsequently, PO-TALU design gets critical upgrades in terms of energy and power-defer item with gadget check contrasted with existing designs. Design of 2-bit PO-TALU cut is demonstrated so parallel N-bit PO-TALU can be built with N/2 cuts associated in course. Further, expanded fascination for data transfer capacity hungry constant applications like web has raised an interest for rapid CAM circuits to perform table query undertaking. Binary CAM (BCAM) and ternary CAM (TCAM) cells designed in view of low capacitance seek rationale are displayed in CNTFET innovation. Another three-esteemed CAM (3CAM) cell is too displayed. This cell utilizes CNTFETs with two distinctive limit voltages in usage of low capacitance look arrange which prompts a quick and reduced CAM design with regard to CNTFET based 3CAM cell as of late distributed in the literature.

Next, another design of comparator module of 2-bit HO-TALU is displayed. Initial, 1-bit comparator is created utilizing pass transistor rationale with lessened number of stages in basic postpone way. At that point, 1-bit design is used to make 2-bit and N-bit comparator where a static binary tree arrangement is utilized to rectify the voltage levels. The proposed 2-bit comparator accomplishes better PDP in correlation with that of accessible partners. This comparator, HSTFA also, DTFA have high driving ability.

Analysts additionally have started the investigation of new gadgets and direct material in sub- 10 nm innovation node, which could be the conceivable other options to Si-CMOS. In light of ITRS , a portion of the developing gadgets which have the abilities to supplant InTechnology in post Si time are nano wire field effect transistor (NWFET), III-V compound semiconductor field effect transistor, grapheme field effect transistor , and carbon nano tube field effect transistor (CNTFET). NWFET utilizes a semiconducting nano wire having diameter around 0.5 nm as a channel material. This nano wire can be produced using Si, germanium, III-V, In<sub>2</sub>O<sub>3</sub>, ZnO or SiC semiconductors. The schematic perspective of silicon based NWFET is appeared. The principle points of interest offered by NWFET because of utilization of little diameter are 1-D conduction and limited short channel effects. The fundamental test confronted by this

gadget is creation of diffused P-N intersections. For this, present innovation uses metal deplete source intersections

which result in am bipolar conduction yet delivers a huge OFF state current.



**Figure 1.1** Unrolled sheet of graphite and the rolled lattice structure of CNT

In the III-V compound semiconductor FET, III-V compound semiconductor like InSb, InAs, InGaAs is utilized as a channel material. These materials give high mobility of transporters in the channel. As an outcome, these III-V compound semiconductor FETs are ready to convey three times higher execution with same power consumption or they can lessen control by one tenth with same execution, contrasted with Si-MOSFETs. The schematic perspective of a n-sort transistor is appeared where ZrO<sub>2</sub> and InGaAs are utilized as the entryway dielectric and the channel material, individually. In this gadget, the bearer mobility is observed to be 3000 cm<sup>2</sup> /V-S. Two noteworthy difficulties confronted by III-V compound semiconductor FET are bring down band gap of III-V material which brings about over the top leakage and expansive static power consumption, and arrangement of a perfect high - k dielectric interface which is fundamental in the electrostatic control of the gadget.

## Literature Review

Results got from HSPICE showed change in delay, power and PDP by 22%, 20% and 39% in correlation with that of ternary half viper. **Vudadha et al.** built up a CNTFET-based ternary comparator that utilizations binary rationale alongside ternary rationale for streamlined usage. 1-bit comparator design was expanded for N-bit operand length by utilizing gathering procedure in view of prefix structure. This comparator design with various operand lengths was

reenacted in HSPICE with CNTFET model.

Reproduction comes about were demonstrated power dissipation of 0.65  $\mu$ W and delay of 21 pS for 1-bit design. The creators revealed an alternate execution of ternary comparator that diminishes the unpredictability of design by taking out the need of complex ternary decoder. HSPICE recreation comes about exhibited that 1-bit comparator design indicates diminishment in power consumption and delay by 81% and 41.6%, individually, as for its partner figured it out in view of the design procedure.

**Nepal K.** exhibited CNTFET-construct dynamic ternary structure situated in light of finish display approach. Utilizing this procedure, they exhibited design of ternary inverter, cushion furthermore, MIN gate. These designs utilize two power supply voltages ( $V_{dd}$  and  $V_{dd}/2$ ) and single diameter CNTFETs. HSPICE reenactment comes about demonstrated that ternary inverter indicates diminishment in PDP by.

One request of size as for that of inverter design introduced. **Moaiyeri et al.** introduced two designs of CNTFET-based ternary full snake. These designs use capacitor-based scaled simple summer alongside a ternary support. In the primary design, ternary cradle contains two fell ternary inverters in which initial one act as a limit locator and the second one work as a standard inverter to get output from

its supplement. In the second design, ternary cradle contains edge locator just to create Sum flag.

**Ebrahimi et al.** displayed a CNTFET-based ternary full viper which contains two fell half snake squares to create output Sum. The purported half snake does not create last output Convey. A different sub-circuit is utilized to produce Carry. The displayed design uses 106 transistors including ternary inverters which give complementary info signals. HSPICE reproduction comes about showed lessening in PDP of introduced circuit by 61% and 85% contrasted with first and second designs of at 3 fF output stack. Be that as it may, this ternary full snake has low driving power because of its long basic way comprising of a few pass-transistors in arrangement.

**Display Scenario** In 2013-2015, a few researchers exhibited ternary rationale based advanced circuits utilizing CNTFETs. For example, **Moaiyeri et al** built up a universal approach for implementing CNTFETbased ternary circuits with no static power dissipation. In this technique, the way from power supply ( $V_{dd}$ ) to ground is killed in the static condition of the circuit which prompts impressive improvement in power consumption and vitality effectiveness. HSPICE reenactment comes about with 32 nm CNTFET model exhibited that these circuits get 82% decrease in

$$W \approx \min(W_{\min}, N \times S) \quad (1.1)$$

Where  $W_{\min}$  is the base gate width,  $N$  is the quantity of tubes and  $S$  is the pitch which is the separa-

$$V_{th} \approx \frac{E_g}{2e} = \frac{1}{\sqrt{3}} \frac{aV_{\pi}}{eD_{CNT}} \approx \frac{0.43}{D_{CNT}(\text{nm})} \quad (1.2)$$

Where  $V_{\pi}$  ( $= 3.033$  eV) is the carbon  $\pi$ - $\pi$  bond energy in the tight bonding model,  $a$  ( $= 0.249$  nm) is the carbon-carbon atom distance and  $e$  is the unit

$$D_{CNT} = \frac{\sqrt{3}a}{\pi} \left( \sqrt{n_1^2 + n_2^2 + n_1n_2} \right) \approx 0.0783(\text{nm}) \left( \sqrt{n_1^2 + n_2^2 + n_1n_2} \right) \quad (1.3)$$

static power consumption in correlation with that of ternary designs.

## OBJECTIVES

As portrayed before, the scaling of CMOS innovation has been sought after forcefully finished the most recent couple of decades to coordinate more number of transistors on a solitary chip. Nonetheless, material properties are specifically identified with measurement.

1. To locate another engineering of TALU and circuits of its sub-squares advanced for low power ternary framework utilizing CNTFETs.
2. To design ternary rationale based CAM cell for quick pursuit operation utilizing CNTFETs.
3. Research work in the territory of advancement of ternary rationale and arithmetic circuits utilizing CNTFETs is insignificant for reduced VLSI sub-framework. Hardware advancement of such designs at architecture and circuit level is one of the issues tended to in this theory.

## CARBON NANO TUBE FIELD EFFECT TRANSISTOR (CNTFET)

The gate width of CNTFET can be approximated as:

tion between the focuses of two connecting CNTs under a similar entryway.

electron charge.  $D_{CNT}$  is the diameter of the CNT, which depends on the chirality vector ( $n_1, n_2$ ) and can be calculated as

Other than the specified points of interest of this developing innovation, it additionally confronts some major challenges that must be made plans to make it attainable for business reason. These challenges are said as takes after:

1. CNT pressing thickness
2. CNT diameter and thickness variety
3. CNT misalignment
4. Metallic-CNT (m-CNT) development

Empowering endeavors are being made for settling these difficulties so as to time. CNT blend procedures, for example, wafer-scale CNT exchange alongside wafer-scale-adjusted development, various cycles of synthetic vapor testimony development and CNT exchange through various conciliatory layers and so forth., empower us to pack about 5-50 CNTs/ $\mu\text{m}$ . Durkop et al. created CNTFET with top notch ohmic contacts, high-k dielectrics HfO<sub>2</sub> movies furthermore, electro statically doped source and deplete districts. Researchers depicted different CNT doping techniques, for example, coordinate synthetic doping and nucle-

ar layer statement. For P-CNTFET, Mann et al. have utilized Palladium (Pd) which prompts ohmic contact between CNT valance band and Pd electrode. Thus, for N-CNTFET, Zhang et al. have used Scandium which prompts ohmic contact between CNT conduction band and Sc electrode. Zhang et al. presented incorporated structure and adjusted dynamic format system to beat the effect of CNT varieties. For the disposal of undesirable m-CNTs, different handling strategies for example, particular compound scratching, current-incited electrical consuming] and VLSI compatible m-CNTs evacuation were depicted. Patil et al. illustrated robotized calculation and design system to execute misaligned CNT-insusceptible rationale structures

Researchers proposed distinctive CNTFET gadget demonstrates in the literature. Stanford demonstrates is utilized as a part of this proposition, to assess CNTFET-based circuits under different test conditions and to perform correlation with their current counterparts, at 32nm innovation node.

**Table 1.1:** Technology parameters for CNTFET

Parameter	Description	Value
$L_{ch}$	Physical channel length	32.0 nm
$L_{geff}$	The mean free path in the intrinsic CNT channel region	100.0 nm
$L_{ss}$	The length of doped CNT source-side extension region	32.0 nm
$L_{dd}$	The length of doped CNT drain-side extension region	32.0 nm
$E_{fi}$	The Fermi level of the doped S/D tube	0.6 eV
$K_{gate}$	The dielectric constant of high-k top gate dielectric material	16.0
$T_{ox}$	The thickness of high-k top gate dielectric material	4.0 nm
$C_{sub}$	The coupling capacitance between the channel region and the substrate	40.0 pF/m
$V_{fbn}, V_{fbp}$	Flatband voltage for n-CNTFET and p-CNTFET, respectively	0.0 eV, 0.0 eV
$L_{channel}$	Physical gate length	32.0 nm
Pitch	The distance between the centers of two adjacent CNTs	20.0 nm
$L_{eff}$	The mean free path in p+/n+ doped CNT	15.0 nm
$\phi_M$	The work function of Source/Drain metal contact	4.6 eV
$\phi_S$	CNT work function	4.5 eV

## CONCLUSION

Design of a 2-bit power enhanced TALU (PO-TALU) has been presented in part 5. 2-bit PO-TALU functional modules: viper

subtractor-exclusive-OR (ASE) and multiplier have been designed using new complementary CNTFET-based binary computational unit and a low many-sided quality encoder. ASE eliminates an exclusive-OR module and subtractor mod-

ule from the conventional engineering.

Multiplier utilizes another productive square named as convey include (CA) hinder set up of THA. In examination with existing vitality productive CNTFET-based designs, HSPICE reenactment comes about have demonstrated that the sub-squares of ASE: half snake subtractor-exclusive-OR (HASE) and full snake subtractor-exclusive-OR (FASE) devour 66% and 47% less power. HASE demonstrates reduction in delay and gadget count by 4% and 26%, correspondingly. FASE appears 25% reduction in gadget count however it has 29% more delay. Sub-piece of multiplier module: 1-bit multiplier demonstrates reduction in power, delay and gadget count by 70%, 5% and 37%, separately. ASE and multiplier are less sensitive to voltage and temperature varieties. Design of 2-bit PO-TALU has been adjusted to execute 2-bit PO-TALU cut which could be effectively cascaded to shape an N-bit PO-TALU. Subsequently, TALU designs presented in this proposal can fill in as an effective functional unit for present day ternary microprocessor with CNTFET in nano scale time. Design of fast CAM cells has been presented in section 6. Binary CAM (BCAM) and ternary CAM (TCAM) cells have been designed in view of low capacitance seek rationale. BCAM gives storing and searching of two rationale esteems: 0 and 2, while TCAM give an included adaptability of example matching with the utilization of couldn't care less (X).

## REFERENCES

1. S. Choi, K. Sohn, M.-W. Lee, S. Kim, H.-M. Choi, D. Kim, U.-R. Cho, H.-G. Byun, Y.-S. Shin, and H.-J. Yoo, "A 0.7 fJ/bit/search, 2.2 ns search time hybrid type TCAM architecture," in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, 2004, pp. 498-499.
2. S. Choi, K. Sohn, and H.-J. Yoo, "A 0.7 fJ/bit/search, 2.2-ns search time hybrid-type TCAM architecture," IEEE J. Solid-State Circuits, vol. 40, no. 1, pp. 254-260, Jan. 2005.
3. M. Sultan, M. Siddiqui, Sonika and G. S. Visweswaran, "A low-Power Ternary Content Addressable Memory (TCAM) With Segmented And Non-Segmented Matchlines" in IEEE Region 10 Conf., TENCON, Hyderabad, Nov. 2008, pp. 1-5.
4. N. Mohan and M. Sachdev, "Low-Leakage Storage Cells for Ternary Content Addressable Memories," IEEE transactions on VLSI systems, vol. 17, no. 5, pp. 604-612, May 2009.
5. S. Kumar, A. Noor, K., B. K. Kaushik, and B. Kumar, "Design of Ternary Content Addressable Memory (TCAM) with 180 nm," In Proc. Int. Conf. Devices and Communications (ICDeCom), Mesra, Feb 2011, pp. 1-5.
6. J.G. Delgado-Frias, A. Yu and J. Nyathi, "A dynamic content addressable memory using a 4-transistor cell," 3rd IEEE Int. workshop Design Mixed-Mode Integrated Circuits and Applications, Puerto Valarta, 1999, pp. 110-113.
7. V. Lines, A. Ahmed, P. Ma, and S. Ma, "66 MHz 2.3M ternary dynamic content addressable memory," in Record IEEE Int. Workshop Memory Technology, Design and Testing, San Jose, CA, Aug. 2000, pp. 101-105.
8. H. Noda, K. Inoue, H. J. Mattausch, K. Koide, and K. Arimoto, "A cost-efficient dynamic ternary CAM in 130 nm CMOS technology with planar complementary capacitors and TSR architecture," in Symp. VLSI Circuits Dig. Tech. Papers, Kyoto, Japan, Jun 2003, pp. 83-84.
9. H. Noda, K. Inoue, M. Kuroiwa, F. Igaue, K. Yamamoto, H. J. Mattausch, T. Koide, A. Amo, A. Hachisuka, S. Soeda, I. Hayashi, F. Morishita, K. Dosaka, K. Arimoto, K. Fujishima, K. Anami, and T. Yoshihara, "A cost-efficient high-performance dynamic TCAM with pipelined hierarchical search and shift redundancy architecture," IEEE J. Solid-State Circuits, vol. 40, no. 1, pp. 245-253, Jan. 2005.
10. J. G. Delgado-Frias, J. Nyathi, and S. B. Tatapudi, "Decoupled Dynamic Ternary Content Addressable Memories," IEEE Trans. Circuits and Systems I: Regular Papers, vol. 52, no. 10, pp. 2139-2147, Oct. 2005. 185
11. S. Lin, Y. B. Kim, F. Lombardi, and Y. J. Lee, "A new SRAM cell design using CNTFETs," in Proc. IEEE Int. SoC Design Conf., ISOC, Busan, Nov. 2008, vol. 1, pp. 168-171.
12. S. Lin, Y. B. Kim, and F. Lombardi, "Design of a CNTFET-Based SRAM Cell by Dual-Chirality Selection," IEEE Nanotechnology, vol. 9, no. 1, pp. 30-37, Jan. 2010.
13. Berkeley Predictive Technology Model website [Online]. Available: <http://www.eas.asu.edu/~ptm/>.
14. Young Bok Kim, Yong-Bin Kim, F. Lombardi and Y. J. Lee, "A Low Power 8T SRAM Cell Design technique for CNFET," in Proc. Int. SoC Design Conf., 2008, pp. 176-179.
15. K. You and K. Nepal, "Design of a ternary static memory cell using carbon nanotube-based transistors," Micro & Nano Letters, vol. 6, no. 6, pp. 381-385, 2011.
16. S. Lin, Y.-B. Kim and F. Lombardi, "Design of a Ternary Memory Cell Using CNTFETs," IEEE Trans. Nanotechnology, vol. 11, no. 5, Sep. 2012.
17. D. Das, A. S. Roy, and H. Rahaman, "Design of Content Addressable Memory Architecture using Carbon Nano tube Field Effect Transistors," Progress in VLSI Design and Test, vol. 7373, pp. 233-242, 2012.
18. K. Nepal and K. You, "Carbon nanotube field effect transistor-based content addressable memory archi-

- tectures," *Micro & Nano Letters*, vol. 7, no. 1, pp. 20-23, 2012.
19. R.P. Hallworth and F. G. Heath, "Semiconductor circuits for ternary logic," in *IEE Proc. Part C: Monographs*, Mar. 1962, vol. 109, no. 15, pp. 219-225.
  20. S. L. Murotiya and A.Gupta, "Design of CNTFET based 2-bit ternary ALU for nanoelectronics," *Int. J. Electronics*, vol. 101, no. 9, pp. 1244-1257, Sep. 2014.
  21. S. Sinha, A. Balijepalli and Y. Cao, "Compact Modeling of Carbon Nanotube Transistor and Interconnects," *IEEE Trans. Electron Device*, vol. 56, pp. 232 - 2242, 2009.
  22. S. L. Murotiya, A. Gupta and S. Vasishth, "Novel design of ternary magnitude comparator uses CNT-FETs," in *IEEE Annual India Conference (INDICON)*, Pune, Dec.2014, pp. 1-4. 186

