

# DETECTION OF ERROR CORRECTION CODES WITH FAST DECODING OF CRITICAL BITS

Kiyandoor Kartheek<sup>1</sup>

Manchu Naresh Babu<sup>2</sup>

<sup>1</sup>PG Scholar, VLSI, SREE VIDYANIKETHAN ENGINEERING COLLEGE, SREE SAINATH NAGAR, CHITTOOR, ANDHRA PRADESH.

<sup>2</sup>Assistant Professor, Department of ECE, SREE VIDYANIKETHAN ENGINEERING COLLEGE, SREE SAINATH NAGAR, CHITTOOR, ANDHRA PRADESH.

**Abstract:** As the advancement cuts back, contracting geometry and plan estimation, on-chip interconnects are introduced to various commotion sources, for instance, crosstalk coupling, supply voltage change and temperature assortment that reason arbitrary and burst mistakes. In this way, botch revision codes facilitated with uproar diminish systems are combined to make the on-chip interconnects overwhelming against goofs. Single blunder adjustment (SEC) codes are for the most part used to secure data set away in memories and registers. In a couple of uses, for instance, sorting out, a few control bits are added to the data to energize their taking care of. For example, standards to stamp the start or the complete of a bundle are for the most part used. Thusly, it is basic to have SEC codes that guarantee both the information (data) and the related control bits. It is charming for these codes to give brisk deciphering of the control bits, as these are used to choose the getting ready of the data and are customarily on the essential arranging way. In this short, a technique to extend SEC codes to help two or three additional control bits is shown. Notwithstanding diminish delay by rectifying two blunders rather than single mistake rectification.

**File Terms:** Error update codes, fast frameworks organization, memory, single blunder revision (SEC).

## I. INTRODUCTION

The emphasis of a degenerate message or information is an issue continuously correspondence, where the data should be passed on with less deferral, for which the use of procedures from over-loads by transmitting, are attractive.

Once the devices are in the field, other quality issues appear as delicate mistakes or age affected enduring disappointments. Memory devices are among those impacted by those issues as a result of their strange condition of joining. Current systems to address those unwavering quality issues away components (recollections) fuse the usage of tedious segments to repair creating (producing) mistakes, and the use of ECC to oversee delicate bungles once the contraption is in action. Distinctive frameworks are used to oversee imperfection versus delicate goofs. ECC can similarly be used to rectify botches caused by surrenders, however then their ability to amend delicate mistakes or bumbles may be exchanged off provoking a diminished unwavering quality. In any case, to the best of our knowledge, there is no past work on how the usage of ECC to oversee absconds impacts the steady nature of memory in the field. In this paper, a convincing technique to use ECC to oversee confined deformities and delicate bumbles on memory or capacity chips is shown.

Systems administration applications require quick treatment of data and along these lines rely upon complex composed circuits. In switches and switches, groups or bundles regularly enter the device through with one port, and are then sent to at least one yield ports. In the midst of this taking care of, data are set and went through the contraption or gadget. Enduring quality is a key need for systems administration gear, for instance, center switches, switches. Thusly, the set away data must be secured to distinguish and rectify mix-ups or mistakes. This is ordinarily done using mistake revising codes (ECCs) [4]. For capacity gadgets and registers, SEC codes that can correct 1-bit botches.




Figure.1 Typical parcel (packet) information storage in a networking application

One option is to secure the data and the control bits as different data squares using separate ECCs. For example, accept 128-piece data with 3 control bits. By then, a SEC code can secure a data bits using 8 equality check bits, and another SEC code can guarantee the 3 control bits using 3 equality check bits. In the consequent codes, the control bits can be decoded using a subset of the equality check bits. This reduces the interpreting postponement and makes them appropriate for systems administration applications. To survey the procedure, a couple of codes have been fabricated and realized. To diminish postpone we recognize and revise twofold blunders.

## Background coding theory

Foundation coding hypothesis more itemized records of blunder adjusting codes can be found in: Hill, Pless, Mac Williams and Sloane, van Lint, and Assmus and Key. See likewise Peterson for an early article composed from the specialists' perspective. Evidences

of the considerable number of results cited here can be found in any of these writings; our rundown here takes after. The typical pictorial portrayal of the utilization of blunder adjusting codes to send messages over loud directs is appeared in the schematic chart.




Figure 2: A noisy communications channel

Here a message is first given by the source to the encoder that transforms the message into a codeword, i.e. a series of letters from some letters in order, picked by the code utilized.

**Hamming codes**

The most widely recognized kinds of mistake remedying codes utilized as a part of RAM depend on the codes concocted by R. W. Hamming. In the Hamming code, k equality bits are added to a n-bit information word, framing another expression of n + k bits. The bit positions are numbered in succession from 1 to n k. Those positions numbered with forces of two are saved for the equality bits. The rest of the bits are the information bits. The code can be utilized with expressions of any length. Before giving the general attributes of the Hamming code, we will show its task with an information expression of eight bits. Consider, for instance, the 8-bit information word

11000100. We join four correspondence bits, The 4 fairness bits P1 through P8 are in positions 1, 2, 4, and 8, independently. The 8 bits of the data word are in whatever is left of the positions. Each equity bit is found out as takes after:

Review that the restrictive OR plays out the odd limit. It is identical to 1 for an odd number of 1's among the variables and to 0 for a fundamentally number of 1's. In this way, every equity bit is define with the objective that the total number of 1's in the checked positions, including the fairness bit, is continually even.

**Data Protection in Networking Applications**

Show day organizing gear data rates that range from 10 to 400 Gbit/s, and terabit rates are typical within the near future. The clock frequencies used as a piece of current ASICs are customarily in the scope of 300 MHz to 1 GHz, and the check frequencies in FPGAs are regularly lower (under 400 MHz). To help these high data rates, on-chip package data transports are wide, with consistent widths in the region of 64 and 2048 bits.




Figure.3. Deciphering of a control bit for single and free SEC codes for data and control. (a) SEC code for the two data and control bits. (b) Independent SEC codes for data and control bits.

Bundle data should once in a while be secured in RAMs, e.g., in FIFOs for altering taking care of rates. While securing pack data, it is essential to plot as far as possible. In undeniably the slightest troublesome case, each part on the transport can be sketched out with a solitary EOP marker. The accompanying genuine section is then idea to be the start of the going with bundle. where a bundle is in botch or mistake and it must be dropped. To stamp such deteriorated groups, an additional control flag (ERR) may be required.

**II. LITERATURE SURVEY**

**Using Single Error Correction Codes to Protect Against Isolated Defects and Soft Errors**

The innovation scaling process gives high-thickness, ease, superior incorporated circuits. These circuits are described by high working frequencies, low voltage levels, and little commotion edges with expanded deformity rate. To adapt to surrender in memory chips, a wide range of methods have been proposed, every one of them in light of the utilization of repetitive components to supplant faulty ones. Those methods shift from those connected amid the assembling procedure, in the test stage, to the utilization of implicit circuits ready to repair the memory chips notwithstanding amid typical task in the field, with various tradeoffs as far as cost and speed. The utilization of

repetitive lines and segments has been broadly utilized as a part of memory configuration to adapt to this issue. One-dimensional (1-D) excess is the least complex variety in which just repetitive lines (or segments) are incorporated into the memory exhibit and used to supplant the imperfect lines (or sections) distinguished amid test. The principle preferred standpoint of this approach is that its usage does not require any perplexing distribution calculations. Lamentably, its repair effectiveness can be low on the grounds that a deficient segment (push) containing different faulty cells can't be supplanted by a solitary excess line (segment). Cases of such systems are introduced. Creators proposed a two-dimensional (2-D) excess approach which enhances the effectiveness of the 1-D approach. This approach includes both excess lines and segments to the memory cluster to give more proficient repair when various damaged cells exist in a similar line or section of the exhibit. At the point when numerous broken cells are recognized, the decision between the utilization of an excess line or a repetitive segment to supplant them is made in view of the most extreme repair ability of every option.

The fundamental downside of this approach is that the ideal repetition assignment issue. Albeit numerous heuristic calculations have been proposed to take care of this issue, it is as yet hard to create worked in repair executions utilizing them. For both excess methodologies, when the quantity of flawed cells in the cluster surpasses the repair ability using repetitive components, the last option before disposing of the deficient chip is to endeavor to utilize it as a downsized adaptation.

### **Multi bit random and burst error correction code with crosstalk avoidance for reliable on chip interconnection links**

To expand the execution of the NoC interconnect, numerous examination bunches proposed FEC coding and joint mistake revision coding with crosstalk evasion. Single mistake amending (SEC) Hamming code, single blunder redress and twofold mistake discovery (SEC-DED) stretched out Hamming code is utilized to remedy single mistake and recognize twofold mistakes. At the point when twofold mistakes are distinguished, HARQ plot is utilized to amend the blunders. These works have concentrated just to redress one piece (or) worthless arbitrary mistakes. In any case, NoC interconnect wires are more defenseless against numerous irregular and burst mistakes in view of DSM commotion. Henceforth, more power full mistake rectification plans are expected to rectify different arbitrary blunders and also burst mistakes. In versatile blunder control plans have been proposed for variable commotion condition. In this work, single SEC Hamming code is utilized to adjust single arbitrary mistake in low clamor condition and numerous SEC Hamming code to revise different irregular blunders in high commotion condition. The creator has additionally utilized different SEC Hamming code with interleaving to adjust burst mistakes in high clamor condition. The creator utilize single SEC Hamming code to adjust single arbitrary mistake in low clamor condition and Hamming item codes with type II HARQ to remedy numerous irregular blunders and burst blunders in high commotion condition. This code does not join crosstalk evading with it. Joint crosstalk avoiding and single screw up/various subjective oversight change codes have been proposed.

Crosstalk evading and single oversight correction (CAC/SEC) like duplicate incorporate balance (DAP), twofold rail (DR), confine move code (BSC), adjusted twofold rail (MDR) and triplication screw up change scheme[29], diminish the coupling capacitance of the on chip interconnect wire from  $(1 + 4k)CL$  to  $(1 + 2k)CL$  and at the same time reconsiders single sporadic slip-up. The makers propose crosstalk avoidance SEC and useful in vain burst botch acknowledgment. Exactly when pointless burst botch is recognized, HARQ retransmission scheme is used to correct the goofs. DAP coding design is used for triple screw up correction and fourfold mix-up area. Triplication screw up alteration coding design and larger part decoder are used to review simply single discretionary mix-up. Past works proposed for joined crosstalk avoidance and goof alteration code, have thought just to review mix-ups of most noteworthy three bits so to speak. The works use DAP coding design and right only a solitary, a couple of bits goofs with crosstalk avoidance. Be that as it may, the work proposed in this paper reconsiders any bungle configuration up to five (i.e. 1, 2, 3, 4, and 5 botches) including blend of discretionary and burst botches and in the meantime keeping up a vital separation from crosstalk between interconnect wires.

### **III.EXISTING METHOD**

As talked about in the presentation, the objective is to plan SEC codes that can ensure information hinder in addition to a couple of control bits to such an extent that the control bits can be decoded with low deferral. As specified previously, the information pieces to be secured have a size that is normally energy of two, e.g., 64 or 128 bits. To secure a 64-bit information obstruct with a SEC code, 7 equality check bits are required, while 8 are sufficient to ensure 128 bits. In the primary case, there are  $2^7=128$  possible disorders, and in this manner, the SEC code can be reached out to cover a couple additional control bits.

The same is legitimate for 128 bits and, generally speaking, for a SEC code that guarantees a data discouragement that is a vitality of two. This infers the control bits can similarly be guaranteed with no additional equity check bits. This is more powerful than using two separate SEC codes (one for the data bits and the other for the control bits) as this requires additional uniformity check bits. The essential issue in using an extended SEC code is that the interpreting of the control bits is more personality boggling. To diagram this issue, let us consider a 128-piece data square and 3 control bits. The basic SEC code for the 128-piece data square has the uniformity check arrange the unraveling of a bit for every circumstance is showed up in Fig. 4, and the refinement in multifaceted design is self-evident. As discussed previously, we will likely unravel the unwinding of the control bits while using a single SEC code for the two data and control bits. To do in that capacity, the underlying advance is to observe that, every so often, SEC making an interpretation of can be streamlined to check only a segment of the confusion bits. One case is the unraveling of unflinching weight SEC codes proposed. For this circumstance, simply the turmoil bits that have a 1 in the segment of the correspondence check system ought to be checked.




Figure 4. Bit unraveling of a control bit in the proposed SEC code

TABLE-I  
MINIMUM NUMBER OF  $P_{cd}$  BITS FOR 128 AND 256 DATA BITS

Control bits	128 Data Bits	256 Data Bits
3	3	3
4	4	4
5	4	4
6	4	4
7	4	4
8	5	5

This streamlines the deciphering for all bits at the same time, by and large, requires extra equality check bits. For our situation, the primary concentration is to disentangle the deciphering of the control bits as those are usually on the basic way. To do as such, the equality check bits can be partitioned in two gatherings: a first gathering that is shared by the two information and control bits and a moment that is utilized just for the information bits. At that point, the unraveling of the control bits just requires the re-calculation of the main gathering of equality check bits. This plan is better shown with an illustration. Give us a chance to consider 128-piece information square and 3 control bits secured with 8 equality check bits. Those 8 bits are partitioned in a gathering of 3 shared amongst information and control bits and a moment gathering of 5 that is utilized just for the information bits. To ensure the control bits, the initial three equality check bits can be doled out various esteems for each control bit, and the rest of the equality check bits are not used to secure the control bits.

Whatever is left of the qualities are utilized to secure the information bits, and for each esteem, distinctive estimations of the staying five equality check bits can be utilized. In this case, the main gathering has 3 bits that can take 8 esteems, and three of them are utilized for the segments that relate to the control bits. This leaves 5 esteems that can be utilized to ensure the information bits. The second gathering of equality check bits has 5 bits that can be utilized to code 32 values for every one of the 5 esteems on the principal gathering. Along these lines, a most extreme of  $5 \times 32 = 160$  data bits can be secured. Indeed, the number is lower as the zero regard on the principle gathering can't be joined with a zero or a single one on the second assembling as the contrasting section would have weight of zero or one.

In any case, 128 data bits can be easily secured. An instance of the correspondence check cross section of a SEC code surmised using this procedure. The three first portions identify with the extra control bits. The two social events of correspondence check bits are moreover secluded, and the underlying three sections are shared for data and control bits, while the last five simply guarantee the data bits. It can be watched that the control bits can be decoded by simply recomputing the underlying three correspondence check bits. In addition, the zero a motivator on these three bits is furthermore used for a couple of data bits. This suggests those bits are not anticipated that would recompute the underlying three uniformity check bits. The interpreting of one of the control bits is sketched out in Fig. 6. It can be watched that the equipment is out and out less troublesome than that of a standard SEC code.

This will be insisted by the test comes to fruition presented in the accompanying zone. The strategy can moreover be used to secure more than three control bits. In a general case, let us consider that we need to guarantee  $d$  data bits and  $c$  control bits using  $p$  correspondence check bits. By then,  $p$  is segregated in two social occasions'  $p_{cd}$  and  $P_d$ . The vital cluster is shared among control and data bits, and the second is used only for the data bits. The amount of data bits that can be secured with this arrangement can be processed as takes after. The amount of mixes of the key assemble available to be used to secure the data bits is  $2^{P_d - c}$ . For each of those, up to  $2^{P_d}$  regards can be used, giving total of  $(2^{P_d - c}) \cdot 2^{P_d}$ . However, for the zero regard, the mixes of the second assembling with weight zero or one can't be used,  $s_{pd+1}$  should be subtracted. In like manner, for the  $p_{cd}$  regards with weight one on the fundamental assembling, the zero an impetus on the second assembling can't be used as the consequent segment would have weight one. Thusly,  $p_{cd}$  should in like manner be subtracted, giving an aggregate of  $(2^{P_d - c}) \cdot 2^{P_d} - (pd+1) - p_{cd}$ . This is the amount of data bits that can be secured despite the control bits. As the quantity of control bits increments,  $p_{cd}$  should likewise be expanded to have the capacity to secure the square of information bits with a similar number

of equality check bits. This is outlined in Table I for 128 and 256 information bits. Expanding pcd makes the disentangling of control bits more intricate; in this way, the base esteem ought to be utilized.

## EXTENSION

### DOUBLE ERROR CORRECTION CODES

Portrayal of BCH Codes

Here we explore the mistake locator polynomials that emerge in the interpreting of twofold blunder rectifying (DEC) double BCH ( $2m-1$ ,  $2m-1-2m$ ) codes,  $m>3$ .

We begin with a got polynomial  $r(X) = v(X) + e(X)$ , where  $v(X)$  is the transmitted code polynomial and  $e(X)$  is the blunder polynomial. The code polynomial has roots  $\alpha$  and  $\alpha^3$ , where  $\alpha$  and  $\alpha^3$  are components of the limited field  $GF(2^m)$ . Given the got polynomial  $r(X) = r_0 + r_1 X + \dots + r_n - 1 X^{n-1}$  (where  $n = 2m-1$ ), we play out the three phases of BCH unraveling:

Find the disorders segments  $S_1 = r(\alpha)$  and  $S_3 = r(\alpha^3)$ . Use the Berlekamp calculation to change over the disorder segments to a mistake locator polynomial  $\sigma(X) = \sigma_0 X^m + \dots + \sigma_{m-1} X + 1$ .

A Perform the Chien look, that is, attempt  $\alpha^0, \alpha^2, \dots, \alpha^{2m-2}$ , as foundations of  $\sigma(X)$ . A root at  $\alpha^i$  is translated by the decoder to show a blunder in the area of the bit  $n-i$ .

To finish grouping of the blunder locator polynomials that happen in deciphering DEC BCH codes. These incorporate the honest to goodness mistake locator polynomials of degree  $v$  that have  $v$  particular roots and the ill-conceived blunder locator polynomials of degree  $v$  that have less than  $v$  unmistakable roots, The last case incorporates the circumstance where the blunder locator polynomial has no roots.

To help with ordering the blunder locator polynomials we present another development for playing out the Chien look. This development can be effortlessly comprehended by taking a gander at a particular case. To do this we initially consider the basic BCH (15, 7) code and afterward sum up to all  $m$ ,  $m \geq 3$ .

### STANDARD ARRAY FOR BCH (15, 7) CODE

The standard exhibit for the BCH (15,7) code. The best column contains the 27 substantial code words, and the rest of the  $2^4-1$  lines are its cosets. At the correct side of the standard cluster, we give the disorder parts and blunder locator polynomials that relate to each coset. The mistake locator polynomials demonstrated are those gotten from the Berlekamp calculation. It will be valuable in later discourse to disintegrate the 105 twofold blunder designs appeared as coset pioneers into seven groups of 15 individuals each. Family #1 contains the fifteen cyclic movements of two continuous piece mistakes; family #2 contains the fifteen cyclic movements of no good blunders that are two bits separated, et cetera through family #7. Underneath these twofold mistake designs the staying 135 lines have triple blunder designs as coset pioneers and we misleadingly parcel these with the goal that the last 15 columns will have disorder segments  $S_1=0$  and  $S_3 \neq 0$ . Inquisitively, the mistake locator polynomials found from the Berlekamp calculation for these last 15 lines will be the 15 cubic polynomials  $S_3 X^3 + 1$  with  $S_3 = \alpha^0, \alpha^2, \dots, \alpha^{14}$ . The other 120 columns with triple mistake coset pioneers will create quadratic blunder locator polynomials.

In this strategy first we check and discover mistakes by utilizing xor activity between transmitted code(A) and received(B) code, after  $A \oplus B$  we get another code dole out to  $p(A \oplus B = P)$  in this P ones speak to blunder bits and zeros are right bits. What's more, here we apply the AND activity in the middle of  $p_0 \& p_1$  of recently produced code(p). On the off chance that the aftereffect of AND is 1 then the comparing bits of B ( $\sim b_0, \sim b_1$ ) will be changed, else we will check another bits( $p_0 \& p_2$ ) and proceed with the procedure. This is the technique to identify and revise the twofold mistakes in the code and the relating code written in verilog and executed utilizing Xilinx programming and results are appeared in next area.

## IV.RESULTS

Test aftereffects of the current and augmentation venture are watched utilizing Xilinx ISE 14.7. Once the utilitarian confirmation is done, the RTL display is taken to the combination procedure utilizing the Xilinx ISE device.

### 256 PIECE SIMULATION RESULT

It demonstrates the 256 piece encoding and interpreting reproduction aftereffects of sec code




Figure 5(a). Simulation result of 256bit encoder




Figure 5(b). Simulation results of 256bit decoder

**SYNTHESIS RESULTS**

The created venture is recreated and checked their usefulness. Once the utilitarian check is done, the RTL show is taken to the amalgamation procedure utilizing the Xilinx ISE instrument. In blend process, the RTL model will be changed over to the entryway level netlist mapped to a particular innovation library.

**RTL SCHEMATIC**




Figure 6. RTL schematic of 256bit encoder

**TECHNOLOGY SCHEMATIC**

Pragmatic usage of the proposed code is the innovation schematic




Figure 7. Technology schematic of 256bit encoder

**DESIGN SUMMARY**

This demonstrates the territory of the proposed venture as far as cuts.




Figure 8. Device utilization of 256bit encoder

In this proposed work they can check encoding and disentangling of 64,128 and 256 bits with extra 3 control bits. In above figures demonstrates the reproduction aftereffects of 256 bits. What's more, here we compute the zone estimations of 256,128 and 64 bits by utilizing no. of cuts utilized partitioned by add up to no. of cuts into gadget (artix7) area(28nm) and delay is noted from combination report, beneath table demonstrates the zone and postpone estimations of 256,128 and 64 bits.

	Area(nm)	Delay(ns)
64bit encoder	54.657	0.292
64bit decoder	57.229	0.765
128bit encoder	266.980	0.292
128bit decoder	268.550	0.862
256bit encoder	1182.153	0.292
256bit decoder	1189.132	0.959

Table 2. deferral and zone estimations of proposed work

**Extension.**

**SIMULATION RESULT**

It indicates whether the blame is available and if blame is recognized, it revises and gives the yield



Figure 9. simulation result of 256bit DED & correction

**RTL SCHEMATIC**

This demonstrates the piece outline of the augmentation venture .




Figure 10. RTL schematic of 256bit DED and remedy

**DESIGN SUMMARY**

This demonstrates the zone of the expansion venture regarding cuts

Device Utilization Summary (estimated values)			
Logic Utilization	Used	Available	Utilization
Number of Slice Registers	236	22808	1%
Number of Slice LUTs	2368	83600	3%
Number of fully used LUTFFMs	256	2368	11%
Number of bonded IOBs	771	2118	36%
Number of BRAMs	1	10	1%

Figure 11. device utilization of 256bit DED & correction

By utilizing gadget use we figure region esteems, no. of cuts utilized separated by add up to no. of cuts into gadget region, the beneath table demonstrates the territory estimations of expansion work contrast with proposed work the augmentation work region is expanded yet here we redress the twofold mistake.

	Area(nm)	Delay(ns)
256 bit	8257.6	0.361

Table 3. Area values of extension work

**TIMING REPORT**

Timing report characterizes the speed of the proposed venture.

Cell(s)-out	Setup	Delay	Delay	Logical Name (Net Name)
FF00-00	0	0.361	0.219	m1/m2/m3/c_6 (m1/m2/c_6)
0000-00		0.000		c1_254_0000 (c1/c2/c3)
Total		0.460ns (0.161ns logic, 0.299ns route) (85.5% logic, 14.5% route)		

Figure 12. timing report of 256bit DED

## V.CONCLUSION

In this concise, a strategy to develop SEC codes that can ensure a piece of information and some extra control bits has been introduced. The inferred codes are intended to empower quick interpreting of the control bits. The inferred codes have a similar number of equality check bits as existing SEC codes and in this manner don't require extra cost regarding memory or registers. To assess the advantages of the proposed plot, a few codes have been actualized and contrasted and least weight SEC codes. The proposed codes are valuable in applications, where a couple of control bits are added to every datum square and the control bits must be decoded with low postponement. This is the situation on some systems administration circuits. The plan can likewise be valuable in different applications where the basic postpone influences some particular bits, for example, in some limited state machines. Another case is number juggling circuits where the basic way is usually on the minimum huge bits. In augmentation work we revise twofold mistake rather than single blunder in the current work, in existing work we get 1189.132nm territory and 0.959ns deferral for deciphering of 256bits, in expansion work we get 8257.6nm region here zone is expanded however delay is decreased to 0,361ns for 256 piece Therefore, lessening the postponement on those bits can build the general circuit speed.

## REFERENCES

- [1] P. Boss hart et al., "Forwarding metamorphosis: Fast programmable match-action processing in hardware for SDN," inProc. SIGCOMM, 2013, pp. 99–110.
- [2] J. W. Lockwood et al., "NetFPGA—An open platform for gigabit-rate network switching and routing," inProc. IEEE Int. Conf. Microelectron.Syst. Educ., Jun. 2007, pp. 160–161.
- [3] A. L. Silburt, A. Evans, I. Perryman, S.-J. Wen, and D. Alexandrescu, "Design for soft error resiliency in Internet core routers,"IEEE Trans.Nucl. Sci., vol. 56, no. 6, pp. 3551–3555, Dec. 2009.
- [4] E. Fujiwara,Code Design for Dependable Systems: Theory and PracticalApplication. Hoboken, NJ, USA: Wiley, 2006.
- [5] C. L. Chen and M. Y. Hsiao, "Error-correcting codes for semiconductor memory applications: A state-of-the-art review,"IBM J. Res. Develop.,vol. 28, no. 2, pp. 124–134, Mar. 1984.
- [6] V. Gherman, S. Evain, N. Seymour, and Y. Bonhomme, "Generalized parity-check matrices for SEC-DED codes with fixed parity," inProc.IEEE On-Line Test. Symp., 2011, pp. 198–20.
- [7] R. W. HAMMING, "Error Detecting and Error Correcting Codes" The Bell System Technical Journal Vol. xx I x No.2 1950, American Telephone and Telegraph Company
- [8] Li Hao , Lixin Yu "A Systematic (48, 32) Code for Correcting Double Errors And Detecting Random Triple Errors" 2008 International Conference on Computational Intelligence and Security.
- [9] P.K.Lala Department of Computer Science and Computer Engineering "A Single Error Correcting and Double Error Detecting Coding Scheme for Computer Memory Systems".