

# DESIGN AND FPGA IMPLEMENTATION OF REVERSIBLE PROGRAMMABLE READ ONLY MEMORY, ADDER & SUBTRACTOR USING REVERSIBLE DECODER

Meghana PA M.Tech Student<sup>1</sup>  
Dr. Ambedkar Institute of Technology  
Bengaluru-560056

Dr. Ramesh S<sup>2</sup>  
Professor, Dept of E&C  
Dr. Ambedkar Institute of Technology  
Bengaluru-560056

## Abstract—

In this paper design & synthesize of Reversible PROM, half adder/subtractor & full adder/subtractor using reversible decoder logic is presented. Reversible logic is an emerging technology in the field of research in present era. The PROM Programmable Read Only Memory device which consists of fixed AND Gates and programmable OR gates array is one of the type of the simple PLD with  $n$  input and  $k$  output (referred as  $(n, k)$ ) is said to be reversible if and only if the number of inputs is equal to number of outputs. The input pattern maps the output pattern uniquely. The reversible logic must run both forward and backward in such a way that the inputs can also be retrieved from outputs. The designed circuits are analyzed in terms of delay, quantum cost, garbage outputs and number of gates. The Circuit has been designed and simulated using Xilinx software and implemented on FPGA SPARTAN6.

**KEYWORDS:** PROM, Decoder, Adder/subtractor, Quantum Cost, Reversible Gates, Garbage Outputs, Number of gates, FPGA.

## I. INTRODUCTION

In present VLSI technology, power Consumption has become a very important factor for consideration. By using Reversible logic, power consumption and heat dissipation can be minimized. Power consumption is very less in reversible logic circuits when compared to irreversible logic circuits. The heat dissipation in irreversible circuits is not because of the process involved in the operation, but it is due to the bits that were erased during the logical computation process Ralf Landauer [1]. Landauer's principle states that losing a single information bit in the circuit causes the smallest amount of heat in the computation which is of the order of  $kT \ln 2$  joules where  $k$  is Boltzmann constant (approximately  $1.38 \times 10^{-23}$  J/K),  $T$  is Temperature and  $\ln 2$  is natural logarithm of 2 (approximately 0.69315). The amount of heat dissipated in simple circuits is very small but it becomes large in the complex circuits. It is necessary to notice that there is a direct relationship between the numbers of information bits erased to the amount of heat dissipated in the circuit. The Power dissipation due

to the bit loss can be overcome if each and every computation in circuit was carried out in reversible manner C.H. Bennett [2]. As each gate performs a unitary operation,  $KT \ln 2$  Joules energy dissipation wouldn't occur if the computation is carried out in reversible manner. He argued that for zero heat dissipation, the computation must be done in reversible manner. But if reversible logic is utilized to do logical computation, the heat dissipation will be less than  $KT \ln 2$  for one information bit in contrast to Landauer. Thus, computation done in reversible manner doesn't require erasing of bits.

### Reversible Logic Gates

Reversible logic gate is said to be reversible if and only if there is a one-to-one mapping between input vector lines and output vector lines. In reversible computation [2], the reversible gates are made to run both forward and backward directions. If it satisfies the above two conditions, then it obeys the second law of thermodynamics which preserves the information bits without being getting erased and guarantees that there is no heat dissipation. By using the output we can obtain the complete information of the inputs in reversible computing process.

The reversible logic gate consists of same number of inputs and outputs as shown in the Figure 1. The basic Reversible Logic Gates Fredkin Gate [12], Feynman Gate [4], Peres Gate [5], TR Gate [5] & NOT Gate are used. The gates with less quantum cost & suitable for design is selected. Certain constraints are to be considered while designing circuits based on reversible logic are

(i) Fan out is prohibited in reversible logic

(ii) Feedback is also prohibited in reversible logic.

Fan-out limitation can be overcome by using additional reversible logic gates, where the output lines are duplicated to necessary number of lines which in turn drives the inputs of consecutive device. Similarly delay elements are used for feedback limitation.




Figure 1: Simple Reversible Logic Gate

### Basic Definitions

#### 1. Garbage Outputs

Garbage outputs are the excess outputs which maintain reversibility by making number of inputs equal to number of outputs. They do not perform any type of operation but still have to be kept in the circuit as per the reversibility concept.

#### 2. Number of Gates Count

Number of gates count is total number of reversible gates used in the circuit which becomes an important factor when cost case is considered. When new gates are to be formed by taking the number of gates it has not an appreciable good metric.

#### 3. Quantum Cost

Quantum Cost depends on the number of basic reversible gates used to design the required reversible logic gate. It is nothing but the number

of reversible gates (1×1 or 2×2) required to construct the circuit. The quantum cost is very important to logical reversible computation. Total circuit area increases if the quantum cost increases & hence increases the propagation delay. But quantum cost doesn't impact heat dissipation. Delay is also an important when we consider the cost.

**Table 1: Basic Reversible Logic Gates**






	<table border="1"> <thead> <tr> <th>A</th> <th>P</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>1</td> </tr> <tr> <td>1</td> <td>0</td> </tr> </tbody> </table>	A	P	0	1	1	0																																																
A	P																																																						
0	1																																																						
1	0																																																						
	<table border="1"> <thead> <tr> <th>A</th> <th>B</th> <th>C</th> <th>P</th> <th>Q</th> <th>R</th> </tr> </thead> <tbody> <tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr> <tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td></tr> <tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td></tr> <tr><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td></tr> <tr><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr> <tr><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td></tr> <tr><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td></tr> <tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr> </tbody> </table>	A	B	C	P	Q	R	0	0	0	0	0	0	0	0	1	0	0	1	0	1	0	0	1	0	0	1	1	0	1	1	1	0	0	1	0	0	1	0	1	1	1	0	1	1	0	1	0	1	1	1	1	1	1	1
A	B	C	P	Q	R																																																		
0	0	0	0	0	0																																																		
0	0	1	0	0	1																																																		
0	1	0	0	1	0																																																		
0	1	1	0	1	1																																																		
1	0	0	1	0	0																																																		
1	0	1	1	1	0																																																		
1	1	0	1	0	1																																																		
1	1	1	1	1	1																																																		
	<table border="1"> <thead> <tr> <th>A</th> <th>B</th> <th>P</th> <th>R</th> </tr> </thead> <tbody> <tr><td>0</td><td>0</td><td>0</td><td>0</td></tr> <tr><td>0</td><td>1</td><td>0</td><td>1</td></tr> <tr><td>1</td><td>0</td><td>1</td><td>1</td></tr> <tr><td>1</td><td>1</td><td>1</td><td>0</td></tr> </tbody> </table>	A	B	P	R	0	0	0	0	0	1	0	1	1	0	1	1	1	1	1	0																																		
A	B	P	R																																																				
0	0	0	0																																																				
0	1	0	1																																																				
1	0	1	1																																																				
1	1	1	0																																																				
	<table border="1"> <thead> <tr> <th>A</th> <th>B</th> <th>C</th> <th>P</th> <th>Q</th> <th>R</th> </tr> </thead> <tbody> <tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr> <tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td></tr> <tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td></tr> <tr><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td></tr> <tr><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td></tr> <tr><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td></tr> <tr><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td></tr> <tr><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td></tr> </tbody> </table>	A	B	C	P	Q	R	0	0	0	0	0	0	0	0	1	0	0	1	0	1	0	0	1	0	0	1	1	0	1	1	1	0	0	1	1	0	1	0	1	1	1	1	1	1	0	1	0	1	1	1	1	1	0	0
A	B	C	P	Q	R																																																		
0	0	0	0	0	0																																																		
0	0	1	0	0	1																																																		
0	1	0	0	1	0																																																		
0	1	1	0	1	1																																																		
1	0	0	1	1	0																																																		
1	0	1	1	1	1																																																		
1	1	0	1	0	1																																																		
1	1	1	1	0	0																																																		
	<table border="1"> <thead> <tr> <th>A</th> <th>B</th> <th>C</th> <th>P</th> <th>Q</th> <th>R</th> </tr> </thead> <tbody> <tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr> <tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td></tr> <tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td></tr> <tr><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td></tr> <tr><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td></tr> <tr><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td></tr> <tr><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td></tr> <tr><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td></tr> </tbody> </table>	A	B	C	P	Q	R	0	0	0	0	0	0	0	0	1	0	0	1	0	1	0	0	1	0	0	1	1	0	1	1	1	0	0	1	1	1	1	0	1	1	1	0	1	1	0	1	0	0	1	1	1	1	0	1
A	B	C	P	Q	R																																																		
0	0	0	0	0	0																																																		
0	0	1	0	0	1																																																		
0	1	0	0	1	0																																																		
0	1	1	0	1	1																																																		
1	0	0	1	1	1																																																		
1	0	1	1	1	0																																																		
1	1	0	1	0	0																																																		
1	1	1	1	0	1																																																		

Table 1 shows the basic reversible logic gates used for designing the proposed system.

## II. EXISTING SYSTEM

In existing system [13] Programmable Array Logic (PAL), Programmable Array Logic (PAL) & Gate Array Logic (GAL) are designed using the reversible logic. The programmable AND gate plane & OR gate plane are designed using reversible fuse while fixed connections by using the CNOT gate [12]. The time delays for reversible PAL, PLA & GAL are 5.847nsec, 5.847nsec & 5.847nsec. Time delay increases if the quantum

cost is increased. The quantum cost increases with increase in length of Boolean equation. The Circuit has been designed and simulated using Xilinx 14.7 software and implemented on FPGA SPARTAN – 3E.

## III. PROPOSED ALGORITHM

In the proposed system reversible PROM is designed using the reversible decoder i.e., by using 2\*4, 3\*8 & 4\*16 decoder. By using the designed reversible PROM one of the combinational circuit's i.e. reversible half & full adder/Subtractor and also some Boolean functions is designed. The decoder acts as an AND array with fixed connections. 2×4 decoder with reversible gates like Peres gate, TR gate, NOT gate and CNOT gate. The whole 4\*16 decoder design is done using Fredkin, NOT, CNOT, Peres gate & TR gate as shown in figure2. The Circuit is designed and simulated using Xilinx 14.7 software and implemented on FPGA SPARTAN – 6.

A decoder is a logic circuit that converts an N - bit binary input data into M bit binary output lines such that only one output line is activated for each one of the possible combinations of inputs. The decoder outputs for a particular input combination. The n-inputs are also given in the form of either 0 or 1; there are 2<sup>N</sup> possible input combinations. For each of input combination only one of the M outputs will be active (HIGH), all other outputs will remain inactive (LOW).


The 2:4 Decoder is designed using the Peres gate, TR gate, NOT gate and CNOT gate. If A & B are the inputs to the 2:4 decoder, then the four

possible outputs will be  $A'B'$ ,  $A'B$ ,  $AB'$  and  $AB$ . The number of garbage output in this design is 3, quantum cost is 11 and the numbers of constant inputs are 3 as shown in the Figure 2.

The 3:8 Decoder is designed using the Peres gate, TR gate, NOT gate, Fredkin gate and CNOT gate. If A, B & C are the inputs to the 3:8 decoders, then the eight possible outputs will be  $A'B'C'$ ,  $A'B'C$ ,  $A'BC'$ ,  $A'BC$ ,  $AB'C'$ ,  $AB'C$ ,  $ABC'$  and  $ABC$ . The number of garbage output in this design is 4, quantum cost is 31 and the numbers of constant inputs are 7 as shown in Figure 2

The 4:16 Decoder is designed using the Peres gate, TR gate, NOT gate, Fredkin gate and CNOT gate. If A, B, C & D are the inputs to the 4:16 decoder, then the sixteen possible outputs will be  $A'B'C'D'$ ,  $A'B'C'D$ ,  $A'B'CD'$ ,  $A'B'CD$ ,  $A'BC'D'$ ,  $A'BC'D$ ,  $A'BCD'$ ,  $A'BCD$ ,  $AB'C'D'$ ,  $AB'C'D$ ,  $AB'CD'$ ,  $AB'CD$ ,  $ABC'D'$ ,  $ABC'D$ ,  $ABCD'$  and  $ABCD$ . The number of garbage output in this design is 5, quantum cost is 71 and the numbers of constant inputs are 15 as shown in the Figure2.

**Figure 2: 4 to 16 Decoder**



**1. DESIGN OF PROM USING REVERSIBLE DECODER**

The Programmable Read Only Memory (PROM) is designed by the use of reversible decoder that in turn uses the reversible logic. Here the AND array is fixed which can be built by the decoder. Duplicating a single output to the required number is done using Feynman gate due to the Fan-out limitation in reversible computation. The drawback with the standard conventional PROM is that the series of fuses present in it are burned to program the device can be programmed only once. It is an irreversible process where the fuses are burnt to program the chip.

In reversible PROM structure the fuses are replaced with a reversible fuse which is made of reversible Feynman gate and Fredkin gate as shown in the Figure 3(a). Here the Feynman reversible gate acts as a duplicating circuit. It duplicates the output line into two output lines in which one output line drives the next circuit & the other drives the second input of  $2 \times 1$  reversible multiplexer. Reversible multiplexer's first input is grounded so

that it acts as an ‘off’ switch when the enable signal ‘E’ is low.

The reversible multiplexer [13] is made of Fredkin gate. The CNOT gates forms the fixed connection with the second input is set to ‘0’ always. The CNOT gates give solution for two remedies i.e., it overcomes the feedback limitation and it acts as a fixed connection as shown in Figure 3b.




Figure 3a: Block Diagram of Reversible Fuse




Figure 3b: Block Diagram of Reversible Mux

**2. 8×3 REVERSIBLE PROM TO PERFORM FULL ADDER/FULL SUBTRACTOR OPERATION**

The design of PROM made of reversible decoder which is programmed to perform the Full – Adder and Full – Subtractor operation is shown in the below Figure 4. Number of fuses used is 14 out of which 12 is used & 3 reversible OR gates are used to obtain sum/difference, carry & borrow respectively.

$$\text{Sum/Difference} = \sum m (1, 2, 4, 7) \dots\dots\dots (4)$$

$$\text{Carry} = \sum m (3, 5, 6, 7) \dots\dots\dots (5)$$

$$\text{Borrow} = \sum m (1, 2, 3, 7) \dots\dots\dots (6)$$




Figure 4: 8×3 Reversible PROM to Perform Full Adder/Full Subtractor Operation


**3. 4×2 REVERSIBLE PROM TO PERFORM HALF ADDER/FULL SUBTRACTOR OPERATION**

The design of PROM made of reversible decoder which is programmed to perform the half – Adder and half – Subtractor operation is shown in the below Figure 5. Number of fuses used is 4 & 3 reversible OR gates are used to obtain sum/difference, carry & borrow respectively.

$$\text{Sum/Difference} = \sum m (1, 2) \dots\dots\dots (1)$$

$$\text{Carry} = \sum m (3) \dots\dots\dots (2)$$

$$\text{Borrow} = \sum m (1) \dots\dots\dots (3)$$



**Figure 5: 4x2 Reversible PROM to Perform Half Adder/Full Subtractor Operation.**

**4. 16x5 REVERSIBLE PROM TO PERFORM BOOLEAN ALGEBRAIC FUNCTION OPERATION**

The design of PROM made of reversible decoder which is programmed to perform the following Boolean functions is shown in the below Figure 6.

$$F1 = \Sigma m (0, 1, 10, 11) \dots\dots\dots (7)$$


$$F2 = \Sigma m (9, 11, 12, 13) \dots\dots\dots (8)$$

$$F3 = \Sigma m (0, 2, 14, 15) \dots\dots\dots (9)$$

$$F4 = \Sigma m (3, 5, 6, 7) \dots\dots\dots (10)$$

$$F5 = \Sigma m (5, 6, 8, 10) \dots\dots\dots (11)$$

The OR Gates present in the PROM are also reversible. The ‘n’ input OR gate consists of ‘n’ number of inputs. If any unusable ideal inputs are present they must be grounded (binary value ‘0’) so as not to allow the high impedance value to OR gate which effects the proper functioning of OR gate. The fuses left without programming drives the value zero to the reversible OR gate which doesn’t affect the operation of OR gate.



**Figure 6: Circuit Diagram of 16x5 Reversible PROM to Perform Boolean Algebraic Functions Operation**

**ADVANTAGES:**

- Low heat dissipation.
- Low power consumption.


**APPLICATIONS:**

- VLSI system applications.


**IV. IMPLEMENTAION RESULTS, ANALYSIS AND COMPARISONS**

All the synthesis & simulation results of the proposed Reversible PROM, Half Adder/Subtractor & Full Adder/Subtractor are performed using Verilog HDL. The synthesis and simulation are performed on Xilinx ISE 14.7. The corresponding simulation results of the proposed Reversible PROM, Half Adder/Subtractor & Full Adder/Subtractor are shown below.

**7. Fredkin Gate (FG)**




**Figure 7a: RTL of Fredkin Gate**



**Figure 7b: Simulated Output of Fredkin Gate**

**8 Peres Gate (PR)**



**Figure 8a: RTL of Peres Gate**




Figure 8b: Simulated Output of Peres Gate

9. TR Gate




Figure 9a: RTL of TR Gate




Figure 9b: Simulated Output of TR Gate

10 FEYNMAN GATE OUTPUT




Figure 10a: RTL of Feynman gate




Figure 10b: Simulated Output of Feynman Gate

Figure 7a, 8a, 9a & 10a are the simulated RTL schematic of the Fredkin Gate, Peres Gate &

Feynman Gate. Figure 7b, 8b, 9b & 10b are the simulated outputs.

11. REVERSIBLE FUSES




Figure 11: RTL of Reversible Fuse

Figure 11 shows the Simulated RTL of reversible fuse.

12. 2\*4 Reversible Decoder




Figure 12a: RTL of 2\*4 Reversible Decoder




Figure 12b: Simulated Output of 2\*4 Reversible Decoder

13. 3\*8 Reversible Decoder




Figure 13a: RTL of 3\*8 Reversible Decoder




Figure 13b: Simulated Output of 3\*8 Reversible Decoder

14. 4\*16 Reversible Decoder




Figure 14a: RTL of 4\*16Reversible Decoder




Figure 14b: Simulated Output of 4\*16Reversible Decoder

Figure 12a, 13a & 14a shows the simulated RTL of reversible decoders. Figure 12b, 13b & 14b are the simulated output of the reversible decoders.

15. Reversible Half Adder/Subtractor Using 4\* 3 Reversible PROM




Figure 15a: RTL of Half Adder/ Subtractor




Figure 15b: Simulated Output of Half Adder/ Subtractor

16. Reversible Full Adder/Subtractor Using 8\*3 Reversible PROM




Figure 16a: RTL of Full Adder/Subtractor




Figure 16b: Simulated Output of Full Adder/Subtractor

17. Boolean Functions Implementation Using Reversible 16\*5 PROM




Figure 17a: RTL of Boolean Functions Implementation Using Reversible 16\*5 PROM






Figure 17b: Simulated Output of Boolean Functions Implementation Using Reversible 16\*5 PROM

Figure 15a, 16a & 17a are the RTL schematic of Half Adder/Subtractor, Full Adder/Subtractor & Boolean function equations. Figure 15b, 16c & 17c are the simulated outputs of it.

### V. FPGA Implementation Table

Table 2: Reversible Half Adder/Subtractor

I (1)	I (0)	SUM/DIFF	CARRY	BORROW
0	0	0	0	0
0	1	1	0	1
1	0	1	0	0
1	1	0	1	0

Table 3: Reversible Full Adder/Subtractor

In[2]	In[1]	In[0]	Sum/diff	Carry	Borrow
0	0	0	0	0	0
0	0	1	1	0	1
0	1	0	1	0	1
0	1	1	0	1	1
1	0	0	1	0	0
1	0	1	0	1	0
1	1	0	0	1	0
1	1	1	1	1	1

Table 4: Boolean Algebraic Function Operation

In[3]	In[2]	In[1]	In[0]	F1	F2	F3	F4	F5
0	0	0	0	1	0	1	0	0
0	0	0	1	1	0	0	0	0
0	0	1	0	0	0	1	0	0
0	0	1	1	0	0	0	1	0
0	1	0	0	0	0	0	0	0
0	1	0	1	0	0	0	1	1
1	0	0	0	0	0	0	0	1
1	0	0	1	0	1	0	0	0

Once is design of the proposed circuit is completed i.e., synthesized then next step is to verify the design by using the above FPGA implementation truth table as shown in Table 2. This table is checked in both Xilinx simulation & FPGA hardware implementation. Similarly, it is also checked for full adder/subtractor (Table 3) & for the Boolean function operation (Table 4).

### VI. Comparison Table

Table 5: Comparison Table

Circuit	Quantum Cost	Garbage output
2*4 Decoder	11	3
3*8 Decoder	31	4
4*16 Decoder	71	5
AND Gate	5	2
OR Gate	5	2
Fuse	6	2

Table 6: Comparison Table

Circuits	Delay	No. of slices	Quantum Cost	Garbage Output
PROM 16*5	5.537nsec	5	278	23
Half adder/subtractor (using Decoder)	5.330nsec	3	50	6
Full adder/subtractor (using Decoder)	5.456nsec	3	72	11
Half adder/subtractor (using Fuse)	5.330nsec	3	75	6
Full adder/subtractor	5.456nsec	3	161	11

Table 5 shows the quantum cost & garbage output of different sized reversible decoder, AND gate, OR gate & reversible fuse. From the above Comparison Table 6 it is clear that design of the full adder/subtractor, half adder/subtractor using the reversible decoder proves more advantageous since it has less quantum cost & garbage count when compared to design using reversible fuse.

## VII. CONCLUSION

In the proposed method PROM, half adder/subtractor & full adder/subtractor is designed and analyzed in terms of quantum cost, garbage output & number of slices used. Delays obtained for the simulated output are 5.537ns, 5.330ns & 5.456ns respectively. When compared to the existing method it proves to be useful in terms of quantum cost. Main purpose of designing is to minimize quantum cost, to obtain minimum gate count and minimum garbage outputs. The propagation delay can be reduced if the quantum cost of the circuit is reduced. Using this method various other combinational circuits like multiplexer, de-multiplexer, n-bit adders, ALU etc, can be designed and hence this can be termed as the future scope of the design.

## REFERENCES

- [1] R. Landauer, "Irreversibility and Heat Generation in the Computational Process", IBM Journal of Research and Development, vol. 5, pp. 183- 191, July 1961.
- [2] C.H. Bennett, "Logical Reversibility of Computation", IBM J.Research and Development, vol. 17, pp. 525-532, November 1973.
- [3] C H Bennett, "Notes on the History of Reversible Computation", IBM Journal of Research and Development, vol. 32, pp. 16-23, January 1998.
- [4] R. Feynman, "Quantum Mechanical Computers", Optic News, vol. 11, pp 11-20, February 1985.
- [5] A. Peres, "Reversible Logic and Quantum Computers", phys. Rev. A, Gen. Phys., vol. 32, no. 6, pp. 32663276, Dec. 1985.
- [6] H.G Rangaraju, U. Venugopal, K.N. Muralidhara, K. B. Raja, "Low Power Reversible Parallel Binary Adder/Subtractor", arXiv.org/1009.6218,2010.
- [7] J.M. Rabaey and M. Pedram, "Low Power Design Methodologies", Kluwer Academic Springer, 1996.
- [8] T Toffoli, "Reversible Computing", Technical memo MIT/LCS/TM-151, MIT Lab for Computer Science, 1980.
- [9] Y. Syamala, and A. V. N. Tilak, "Reversible Arithmetic Logic Unit", Electronics Computer Technology (ICECT), 2011 3rd International, vol.5, pp.207-211,07 July 2011.
- [10] Thapliyal H, Ranganathan N, " Design of Reversible Latches Optimized for Quantum Cost, Delay and Garbage Outputs", Centre for VLSI and Embedded .
- [11] V.Rajmohan, V.Ranganathan, "Design of Counter Using Reversible Logic" 978-1-4244-8679-3/11/\$26.00 ©2011 IEEE.
- [12] V. V. Shende, A. K. Prasad, I. L. Markov, and J. P .Hayes, " Synthesis of Reversible Logic Circuits", IEEE Transaction on computer-aided design of integrated circuits and systems, vol. 22, No. 6, June 2003.
- [13] Gopi Chand Naguboina, K.Anusudha, "Design and Implementation of PAL and PLA Using Reversible Logic on FPGA Spartan 3E", 2017 4th International Conference on Signal

Processing, Communications and Networking  
(ICSCN -2017), March 2017.

[14] Mounika.N and V.Vijay Bhaskar,  
“Realization of Programmable Logic Array Using  
Compact Reversible Logic Gates”, International  
journal & magazine of engineering, technology,  
management and research July 2017.

