

POWER OPTIMIZED CRUSOE PROCESSOR WITH REVERSIBLE LOGIC GATES USING ENHANCED VLIW ARCHITECTURES

1. NEKKANTI LAKSHMI INDIRA RANI, 2.NADAVAPALLI GAYATRI

1. Assistant Professor, Dept. of ECE, VSM College of Engineering, Ramachandrapuram, A.P

2. Assistant Professor, Dept. of ECE, VSM College of Engineering, Ramachandrapuram, A.P

ABSTRACT:

The main objective of this project is to implement a novel processor for small-scale (minor) and large-scale (major) applications with low dense and low power consumption. In this, well-tuned pipelined architecture and enhanced power control schemes are introduced using modified MIPS (Micro Processor without Inter locked stages), VLIW (Very Long Instruction Word) and PFAL (Positive feed Back Adiabatic Logic) techniques along with BIST (Built in Self-Test) capability. Online and more accurate BIST is implemented with less processing time. This project is designed in such a way that; it is useful for both long and short distance; wired and wireless communications for both Synchronous and Asynchronous modes.

Key words: BIST, VLIW, PFAL, L.F.S.R (Linear Feed Back Shift Register), GALS (Global Asynchronous Local Synchronous), ILP (Instruction Level Parallelism)

INTRODUCTION: Now, days for every particular application; separate devices or processors are selected. If the applications are different; multiple processors are required with different structures. But there is no globalized processor for multi-purpose applications. Sub-micron VLSI technology reduces gate delays and increases wire delay in the system. This increases the impact of the clock skew on system performance. In synchronous model, global synchronization is difficult to achieve for the high performance system. In addition, clock synchronization cause power waste and supply clock signals to inactive functional modules too. To overcome such difficulties, researches are actively going on. An asynchronous system provides faster operation and lower power consumption for deep sub-micron systems. The circuits controlled with handshake protocol can avoid the clock-related timing problems, such clock-skew, by removing the global clock. Thus, the asynchronous system design is becoming one of the promising design styles [1]. Most of the asynchronous processors use pipeline architectures in order to improve system performance and handshake protocol, instead of the clock, which activates the pipeline stages. Chip fabrication amenities have transitioned to minor technologies, resulting in substantial rises in the number of hard errors, mainly due to variation, material defects, and physical failure during use, and the number of soft errors, due primarily to alpha particles from normal radiation decay, from cosmic rays striking the chip, or simply from random noise [1, 2, 3]. Soft errors are not measured to permanently break the circuit; on the other hand a hard error will permanently prevent a circuit from behaving as it was designed. It is therefore imperative that chip designers build robust fault-tolerance into computational circuits, and that these de-signs have the ability to detect hard and soft errors. That detection should capable of doing own itself. Without any manual interaction; the built in process in processor itself should check all errors in circuit under test. Generally, any processor consist only basic operations or extended to some D.S.P applications. But there is no device meant for all applications with more users friendly. Banking applications, bio medical applications, military applications, Telecom applications, general computer applications; for every applications, separately designed processor is required. But there is no unique processor to handle all these applications.

Analysis on Existing technologies:

- **VLIW:**

VLIW processor uses a long instruction word that is a combination Information about the machine needed by the compiler is broken down into six types of information, each of which has an associated hierarchy of sections. Register information several operations combined into one single long instruction word. VLIW architectures execute multiple instructions/cycle and use simple, regular instruction sets. This allows a VLIW microprocessor to execute multiple operations in parallel. In, VLIW architecture, the effectiveness of these processors depends on the ability of compilers to provide sufficient instruction level parallelism (ILP) in program code.

Draw backs:

.) A major drawback of VLIW is that it fully exposes the micro architecture of the machine to the instruction set architecture. A VLIW with 6 pipes has a 6-instruction bundle instruction word. If it is desired to expand to eight pipes in a new generation, then the ISA must change to reflect this, and all of the existing software becomes unusable without recompilation.

- .) High program memory bandwidth requirements
- .) High power consumption
- .) Low through-put
- .) The fact that individual threads can be unpredictably slowed by side effects from other threads means that such a design will be impossible to use for real-time applications such as native signal processing.

- **MIPS:**

MIPS concept follows the same theory using VLIW processor. MIPS measures roughly the number of machine instructions that a computer can execute in one second. Reduced instruction is the main criteria used to develop in this processor. With a single instruction scheme, more executions can be done using this MIPS concept.

MIPS instruction formats

Instructions are divided into three types: R, I and J. Every instruction starts with a 6-bit opcode. In addition to the opcode, R-type instructions specify three registers, a shift amount field, and a function field; I-type instructions require two registers and a 16-bit immediate value; J-type instructions follow the opcode with a 26-bit jump target. The following are the three formats used for the core instruction set:

Type	31 format (bits)					
R	opcode (6)	rs (5)	rt (5)	rd (5)	shamt (5)	funct (6)
I	opcode (6)	rs (5)	rt (5)	immediate (16)		
J	opcode (6)	address (26)				

Draw backs:

- .) PC requires more clock pulses to execute any instructions.
- .) Lot of decoding process exists in this type of architecture.
- .) Formats are very complex to implement in practical manner.

- **Synchronous execution:**

In, general; more tasks execution per clock pulse is defined as Synchronous execution. Transmitter and receiver are appending with same frequency clock pulse. So, whenever we need high speed execution, synchronous execution is needed. Here, no need of inserting start bit and stop bit.

Draw backs:

- .) Less reliable for long distance communications
- .) More band width is needed to establish link

- **Adiabatic techniques:**

The Energy dissipation in conventional CMOS circuits can be minimized through adiabatic technique. By adiabatic technique dissipation in PMOS network can be minimized and some of energy stored at load capacitance can be recycled instead of dissipated as heat. In analysis, two logic families, ECRL (Efficient Charge Recovery Logic), PFAL (Positive Feedback Adiabatic Logic), etc. Techniques are exists in present trend.

Draw backs:

- .) These all techniques are limited in specified frequency range.
- .) Adiabatic technique is highly dependent on parameter variation
- .) More hardware complexity

Proposed Methodology

The Reversible Pipeline principle is described in CRUSOE processor with modified MIPS and VLIW. The entire architecture is having the capability to determine whether the yielded output is correct or not.

Figure1 depicts the modified pipelined MIPS architecture. As shown in figure, total process is divided in to two processes. Fetching and execution stages are only involved. Everything is in pipelined manner. It supports, single instruction multiple execution strategies. Here is no need to give multiple instructions to execute multiple operations. Single instruction itself gives multiple desired outputs without wasting bandwidth. D.S.P core is also implemented in this project with adiabatic techniques. It is mainly useful in signal processing for both short and long distance communications. In built parity, encoders, framing circuits are available along with this core.




Fig1.Pipelined MIPS Architecture




Fig2.Proposed architecture

Above block diagram is emblem for proposed technique. A.L.U is designed with reversible logic gates. A.L.U consists plenty of inbuilt operations, which are having switch level and system level instruction. Implies, constructed processor is having the capability to do all type of operations irrespective of applications. Every component in this project is constructed with modified PFAL ADIABATIC technique. For example, PFAL Inverter is as shown in below figure3.




Figure.3 Modified PFAL inverter

Likewise, all components are implemented using modified PFAL technique. Along with that, designed processor is having efficient memory architecture.

MEMORY ARCHITECTURE:




Figure.4 Efficient memory design with DET

Generally, multiplexers and De-multiplexers are used in front and after memory devices. Instead, those components, gated driver trees are utilized for more synchronization purpose. Entire memory is designed using Double edge triggered flip-flops. This D.E.T is having the capability to do work at both rising edge and falling edge. So, in a single clock pulse, these devices are having the capability to do two operations. Ring counter with clock gating technique is used for selecting rows in a memory.





Fig5. Double edge triggered flip-flops

Designed memory architecture is having the capability to store two patterns in a single clock pulse. Implemented Processor exactly needs above memory architecture only, due to presence of S.I.M.E. Hence, exact synchronization takes place between processor and memory. The entire design is attached to BIST. Online based BIST approach with bit-swapping LFSR is having 100% fault coverage. This BIST can be used for combinational circuits, sequential circuit and as well as for memories also. Generally, memory based tests requires more hardware. But in this technology, the scheme rests on partitioning of rows and columns of the memory array by employing low cost test logic. It is designed to meet requirements of at-speed test thus enabling detection of timing defects. The proposed BIST TPG decreases transitions that occur at scan inputs during scan shift operations and hence reduces switching activity in the CUT. This achieve very high fault coverage with a reason-able length of test sequence. Unacceptably long test sequences are often required to attain high fault coverage with pseudo-random test patterns for circuits that have many random pattern resistant faults. The main objective of most recent BIST techniques has been the design of TPGs that achieve high fault coverage at acceptable test lengths for such circuits.

SIMULATION RESULTS:



SYNTHESIS RESULTS:

RTL Top Level Output File Name : final.ngr

Top Level Output File Name : final

Output Format : NGC

Optimization Goal : Speed

Keep Hierarchy : NO

Design Statistics

IOs: 9Cell Usage :

BELS: 31# INV: 1#

LUT2: 15# LUT2_D : 1#

LUT2_L: 1#

LUT3_D : 2

FlipFlops/Latches: 14#

Clock Buffers: 1# BUFGP: 1# IO Buffers: 8#

IBUF: 5# OBUF: 3

Device utilization summary:

Selected Device: 3s500efg320-5

Number of Slices: 3892 out of 4656


Number of Slice Flip Flops: 8777 out of 9312

Number of 4 input LUTs: 589 out of 9312

Number of bonded IOBs: 25 out of 232

Number of GCLKs: 2 out of 24

POWER REPORT:



CONCLUSION:

A novel method for dynamically adapting the structure of a pipeline is implemented in this project. The processor has been designed for executing the instruction set comprising of fewer instructions in total. The processor design promises its use towards any signal processing applications. This brief has presented a pipelined/cached- processor for all communication system. GALS design and handshake clocking will become a major commercial design methodology primarily for power, performance and design modularity advantages. This will occur despite the significant technical obstacles. The paper discusses how scaling began to favor clocked design methodologies in present, and how it now favors advanced design methodologies.

REFERENCES:

- [1] Milner, R., "Communication and Concurrency," Computer Science, Prentice Hall International, London,1989.
- [2] Moore, G. E., Cramming more components onto integrated circuits, Electronics 38 (1965), classic scaling theory paper.
- [3] Muller, D. E. and W. S. Bartky, A theory of asynchronous circuits, in: Proceedings of an International Symposium on the Theory of Switching (1959), pp. 204–243.
- [4] Murali, S., P. Meloni, F. Angiolini, D. Atienza, S. Carta, L. Benini, G. de Micheli and L. Raffo, Designing application-specific networks on chips with floorplan information, in: International Conference on Computer-Aided Design (ICCAD), 2006, pp. 355–362

- [5] Tol, E. B. V. D. and E. G. T. Jaspers, Mapping of mpeg-4 decoding on a flexible architecture platform, in: Media Processors 2002, 2002, pp. 1–13.
- [6] van Berkel, K., R. Burgess, J. L. W. Kessels, A. Peeters, M. Roncken and F. Schaliq, A Fully Asynchronous Low-Power Error Corrector for the DCC Player, IEEE Journal of Solid-State Circuits 29 (1994), pp. 1429–1439.
- [7] MIPS32 4KTMProcessor Core Family Software User's Manual , MIPS Technologies Inc.
- [8] Mo-JianKun, Gao-JianSheng, Computer Organization, Huazhong University of Science and Technology Press, 1996.
- [9] Zhang-XiuJuan, Chen-XinHua, EDA Design and emulation Practice [M]. BeiJing, Engine Industry Press. 2003.
- [10] "IEEE Standard of Binary Floating-Point Arithmetic" IEEE Standard 754, IEEE Computer Society, 1985.
- [11] Yi-Kui, Ding-YueHua, Application of AMCCS5933 Controller in PCI BUS, DCABES2007, 2007.7.
- [12] D. Gizopoulos, Ed., Advances in Electronic Testing—Challenges and Methodologies. Dordrecht, The Netherlands, Springer, 2006.
- [13] International Technology Roadmap for Semiconductors. (2009) [Online]. Available: www.itrs.net
- [14] Y.-H. Lee, Y.-G. Jan, J.-J. Shen, S.-W. Tzeng, M.-H. Chuang, and J.-Y. Lin, "A DFT architecture for a dynamic fault model of the embedded mask ROM of SoC," in Proc. Int. Workshop Memory Technol. Design Testing, 2005, pp. 78–82.
- [15] J.-F. Li and C.-W. Wu, "Memory fault diagnosis by syndrome compression," in Proc. DATE, 2001, pp. 97–101.
- [16] G. Mrugalski, J. Rajski, and J. Tyszer, "Ring generators: New devices for embedded deterministic test," IEEE Trans. Comput.-Aided Design, vol. 23, no. 9, pp. 1306–1320, Sep. 2004.
- [17] N. Mukherjee, A. Pogiel, J. Rajski, and J. Tyszer, "High throughput diagnosis via compression of failure data in embedded memory BIST," in Proc. ITC, 2008, paper 3.1.
- [18] N. Mukherjee, A. Pogiel, J. Rajski, and J. Tyszer, "Fault diagnosis for embedded read-only memories," in Proc. ITC, 2009, paper 7.1.
- [19] P. Nagvajara and M. G. Karpovsky, "Built-in self-diagnostic read-only memories," in Proc. ITC, 1991, pp. 695–703.
- [20] D. Niggemeyer and E. M. Rudnick, "Automatic generation of diagnostic memory tests based on fault decomposition and output tracing," IEEE Trans. Comput., vol. 53, no. 9, pp. 1134–1146, Sep. 2004.
- [21] J. Rajski and J. Tyszer, "Diagnosis of scan cells in BIST environment," IEEE Trans. Comput., vol. 48, no. 7, pp. 724–731, Jul. 1999.
- [22] T. Burd, T. Pering, A. Stratakos, and R. Brodersen. A dynamic volt-age scaled microprocessor system. In Dig. of Technical Papers International Solid-State Circuits Conference, pages 294–295, February 2000.
- [23] L. Clark, E. Hoffman, J. Miller, M. Biyani, Y. Liao, S. Strazdus, M. Morrow, K. Velarde, and M. Yarch. An embedded 32-b microprocessor core for low-power and high-performance applications. IEEE Journal of Solid-State Circuits, 36(11):1599–1608, November 2001.
- [24] S. Manne, A. Klauser, and D. Grunwald. Pipeline gating: Speculation control for energy reduction. In Proceedings of the International Symposium on Computer Architecture, pages 132–141. ACM Press, June 1998.
- [25] Tejas Karkhanis, James E. Smith, and Pradip Bose. Saving energy with just in time instruction delivery. In Proceedings of the 2002 International Symposium on Low Power Electronics and Design, pages 178–183. ACM Press, August 2002.
- [26] David H. Albonesi. Dynamic IPC/clock rate optimization. In Proceedings of the 25th Annual International Symposium on Computer Architecture, pages 282–292, 1998.

BIBLIOGRAPHY:



LAKSHMI INDIRA RANI working as Assistant professor at VSM College of Engineering, has completed her M. Tech from MALLAREDDY Engineering College with 90.5% aggregate. She finished her Bachelors from GIET College of Engineering and technology with 74.5% aggregate. College topper in M. Tech. She is very much enthusiastic about new trends and technology, participated in many college level competitions and won prizes.



NADAVAPALLI GAYATHRI working as Assistant professor at VSM College of Engineering, has completed her M. Tech from Prasiddha College Of Engineering Technology with 71% aggregate. She finished her Bachelors from Kakinada Institute of Engineering & Technology-W with 61.28% aggregate. She is very much interested to learn innovative technical concepts, participated in many college level competitions and won prizes.