# Review of All-Digital PLL Architecture for Frequency Synthesis in Space Communicaton

Raksha A PG Student, Dept of ECE, NMIT Varsha Prasad Associate Professor, Dept of ECE, NMIT Dr S Sandya Professor and Head, Dept of ECE, NMIT

Abstract: Review of All Digital PLL (ADPLL) architectures for space communication is performed in this paper. The speed, modulation efficiency, transfer function accuracy, resilience and post configuration makes ADPLL dominating choice for frequency synthesis. In comparison to the classical PLL designs, ADPLL possess numerous advantages including higher (switching) noise immunity, configurability and portability to the advanced digital processors that possess vital significance in space communication systems and consumer applications. Hence in this paper a through survey of ADPLL architectures is carried out and the various architectures are compared for its lock time, jitter and phase noise performance.

Key words—ADPLL, Frequency Synthesis, FDLC, TDC, DCO

# **I.INTRODUCTION**

The implementation of digital PLL architecture by incorporating digital loop filters and oscillator circuits gives rise to the new type of PLL called All-Digital Phase-Locked Loop (ADPLL). ADPLL designs have turned out to be more programmability, significant due to augmented configurability, portability and stability over varied processes. In fact, ADPLL has been widely studied for clock generation in digital systems to substitute classical analog PLL designs [1], [2]. In comparison to the classical PLL designs, ADPLL possess numerous advantages including higher (switching) noise immunity, configurability and portability to the advanced digital processors that possess vital significance in communication systems and consumer applications [3][4]. In addition, ADPLL has significant contribution towards Electronic Design Automatic (EDA) tools where it is found efficient in reducing design time. Digital filter of the ADPLL reduces the design area significantly that enables overall hardware design to be more scalable to meet rising miniaturized design-demands. Furthermore, ADPLL can perform frequency tunning of the Digitally Controlled Oscillator

(DCO) by means of digital codes that makes it more efficient to accomplish swift frequency acquisitions [5]. The speed, modulation efficiency, transfer function accuracy, resilience and post configuration makes ADPLL dominating choice for frequency synthesis.

The above discussion reveals that ADPLL outperforms classical PLLs and have more significance towards communication systems as well as consumer applications.



Fig.1 Block Diagram of All Digital Phase Locked Loop

Fig.1 shows a Block Diagram of All Digital Phase Locked Loop (ADPLL). There are four main functional blocks in the All Digital Phase Locked Loop which are:

- 1) Phase-Detector (PD)
- 2) Digital Loop Filter (DLF)
- 3) Digital Controlled Oscillator (DCO)
- 4) Divider

The digital phase detector (PD) compares the phase of the feedback divided DCO frequency signal (Fdiv) to the phase of a reference frequency signal (Fref). If there is a phase difference between two signal its outputs a signal representing phase error which is given as input to the digital loop filter (DLF). The digital loop filter (DLF) filters out high-frequency noises at the phase detector output and gives a digital control word which is given as input to the DCO. The Digital Controlled Oscillator (DCO) generates an output frequency depending on the digital control word issued by the digital loop filter. In the feedback path, a frequency divider is located for frequency division of the DCO output signal before feeding it to PD to makes the frequency equa to the reference signal.

Some of the key variables and the list of abbreviations are given as follows:

TABLE.. I ABBREVIATIONS

Variable	Definition			
PLL	Phase Locked Loop			
ADPLL	All Digital Phase Locked Loop			
EDA	Electronic Design Automatic			
PD	Phase Detector			
DLF	Digital Loop Filter			
DCO	Digitally Controlled Oscillator			
(Fref)	Reference Frequency			
(Fdiv)	Feedback divided Frequency			
(Fout)	Output Frequency			

ref freqReference FrequencyFCWFrequency Control WordVar clk(CKV)Variable clockCMOSComplementary-metal-oxide semiconductorESAEuropean Space AgencyISROIndian Space Research Organizatio n
FCWFrequency Control WordVar <sub>clk</sub> (CKV)Variable clockCMOSComplementary-metal-oxide semiconductorESAEuropean Space AgencyISROIndian Space Research Organizatio n
Varchk (CKV)Variable clockCMOSComplementary-metal-oxide semiconductorESAEuropean Space AgencyISROIndian Space Research Organizatio n
CMOS     Complementary-metal-oxide semiconductor       ESA     European Space Agency       ISRO     Indian Space Research Organizatio n
semiconductor       ESA     European Space Agency       ISRO     Indian Space Research Organizatio       n     n
ESA European Space Agency ISRO Indian Space Research Organizatio n
ISRO Indian Space Research Organizatio
n
NASA National Aeronautics and Space
Administration
TID Total Ionization Dose
SEE Single Event Effects
V <sub>thn</sub> Threshold voltage of NMOS
V <sub>thp</sub> Threshold voltage of PMOS
SEU Single Event Upset
MBU Multiple Bit Upset
SEFI Single Event Functional Interrupt
SET Single Event Transient
SEL Single Event Latch-up
SHE Single Event Hard Error
SEB Single Event Burnout
SEGR Single Event Gate Rupture
RHBP Radiation Hardening by Process
RHBD Radiation Hardening by Design
SOS-CMOS Silicon on Sapphire Complementary-
metal-oxide semiconductor
SiGe Silicon- Germanium
SOS Silicon on Sapphire
SOI Silicon on Insulator
FD Feedback-Divider
FDLC Feedback-Divider-Less Counter
TDC Time-to-Digital Converter

\

# **II SPACE RADIATION EFFECT ON ADPLL**

Radiation effect has been of serious concern for the electronic devices operating in extreme radiation environment. With decreasing features like size, low supply voltage and increasing operating frequencies the radiation tolerance of digital circuits is becoming a serious and an important problem. The study of the effect the radiation induced in semiconductor started in 1960s. Damage due to the radiation includes decreased power generation by the solar panels in satellites, failure of on board space electronics and increase in the noise power of sensors. "Hipporacus" a communication satellite launched by European Space Agency (ESA) terminated its mission in 1993 due to failure in its on-board communication system which was said to be caused due to space radiation effect [6]. The failure of Chandrayaan-1 launched by Indian Space Research Organization (ISRO) in 2008 was not succeeded due to radiation effect as quoted by then ISRO Chairman G. Madhavan Nair, "Radiation in deep space is severe. Raw radiation will come in. Chandrayaan-1 was full of electronic devices. These electronic devices worked on the movement of electrons. They were affected by the bombardment of extreme radiation. So these electronic devices must be ruggedized to operate in the harsh environment of space. We need radiation tolerant devices. This was the first time India had stepped into deep space. Solar radiation/solar winds seem to be the reason for the

failure of Chandrayaan-1," he said [7]. More such events are recorded by NASA.

Energizing particles can induce various faults in the electronic systems not only in contexts with harsh environmental conditions such as space yet in addition adrift level in earthly condition with consistent ordinary conditions.Modern electronics are more prone to ionizing radiation due to its small feature size. As most of the electronic components are integrated in a chip, and with the increase in operating frequency, electronic systems are now more vulnerable to radiation effect.

Frequency synthesizer being the heart of any space bound electronic system is more sensitive to these radiations that induce faults. Radiation faults do not cause permanent damage to frequency synthesizer circuit, but may perturb its normal operation by introducing jitter. Inaccurate timing introduces instability or unexpected behaviour resulting in malfunction of the system or even catastrophic failure. Complete avoidance of these faults is practically impossible; hence there is an increasing need to deal with design of radiation fault tolerant frequency synthesizer system. In turn the success of any time critical systems will depend on its reliable radiation tolerant frequency synthesizer. It is a great challenge to design frequency synthesizers for space application, where the frequency synthesizers that should be designed has to provide reliable service even in the presence of radiation induced faults.

ADPLL circuits have been distinguished as single occasion delicate point in space and military electronic frameworks, their dependable task is basic for frameworks working in radiation conditions.Radiation strikes on ADPLL components can induce jitter and voltage glitches (also referred to as radiation induced race). Clock jitter can initiate false triggering which may result in incorrect data to be latched, loss of synchronization in data processing and networking. Normally combinational circuits are frequency dependent and due to clock jitter there are bit flips that results in logical errors. As energetic particle strike clock circuit nodes a false clock pulse can be created; this pulse can propagate through the circuit resulting in soft errors. Soft errors can also be a result of voltage spikes due to radiation strike.

# a) Effect on ADPLL

Radiation effect on ADPLL can be categorized into two types:

- 1) Total Ionization Dose (TID) Effect
- 2) Single Event Effect (SEE)

# 1) Total Ionization Dose (TID)

The accumulative effect of ionizing energetic particles over a long period of time on semiconductor devices is called as Total Ionization Dose Effect [8].

When radiation passes through the gate oxide of MOS device, electron hole pairs are created by the deposited energy. In silicon dioxide, the electrons are more mobile than the holes and they are swept out of the oxide [9]. Immobile holes are trapped in the silicon dioxide which cause a negative threshold voltage swift in a MOS transistor. Certain amounts of holes migrate to the Silicon/Silicon dioxide interface that causes short term recovery of the threshold voltage, but this process may take a longer time and is highly sensitive to temperature and oxide thickness [10].

When holes reach the Silicon interface, a small percentage of the migrating holes are trapped in the relatively shallow trenches. These trapped holes will also contribute to the negative threshold voltage shift, which can last for hours or even years.

As the TID, in the gadget collects over timeframe, the measure of caught openings likewise increments, bringing about a diminished limit voltage (Vthn) and an expanded spillage current amongst source and deplete of NMOS transistor. TID causes expanded edge voltage (Vthp) for PMOS transistor. Because of the openings caught in the door oxide the most noticeably bad situation in NMOS transistors is the stream of spillage current while NMOS transistors are in off state. In PMOS the most pessimistic scenario is that transistors stay off for all time which brings about expanded static power consumption.TID can likewise change the rationale stateof transistors contributing to bit flips resulting in soft errors. TID also decreases the switching speed in MOS devices, thus TID can cause serious damage to electronic circuits. [11]. TID may drift the threshold voltages Digital Controlled Oscillators (DCO), which could eventually cause the ADPLL to malfunction. However with technology scaling TID effect can be mitigated.

# 2) Single Event Effect (SEE)

Apart from the TID effect, space radiation can cause Single Event Effect (SEE) on electronic devices. SEE originates when a single energetic particle strike on semiconductor material [12]. SEE causes data corruption and introduces transient disturbance in the electronic devices operating in space environment. This causes untoward interrupts or in the worst case scenario results in catastrophic failures [13].

SEE strike can occur at any node in the electronic circuit, and at any random time interval. When the energized ionized particles due to radiation strikes the lattice structure of the semiconductor's energy is transferred to the lattice this causes an increase in free electron hole pairs. These electron hole pairs will recombine and introduce transient pulses. The most sensitive part to SEE is the reverse the biased n-p junctions of the drain to substrate in NMOS transistor and p-n junction of drain to substrate in PMOS transistor. SEE effect in these regions leads to the change in the output voltage level or logic state in analog or digital circuits causing error in the electronic circuits. SEE effects the logic states of frequency dividers and phase/frequency detectors in the ADPLL resulting in change at the output synthesized frequency

There are two types of SEE, namely:

- 1. 1) Non Destructive SEE: Where the electronic device failure can be recovered via system restart or reprocessing of affected data and firmware.
- 2. 2) Destructive SEE: Where the failure leads to permanent damage on the electronic devices.

#### 1) Non Destructive SEE Effect

The Non Destructive SEE Effects can be classified as:

a) Single Event Upset (SEU): This causes a change in the logic state of the storage element e.g. memory cell, registers etc. resulting in corruption of information. SEU effect is mainly seen in digital devices. Y.P. Chen et.al [14] has proposed "Single- Event Characterization of Bang-blast all-computerized Phase-bolted Loops (ADPLLs)". In this the single-occasion helplessness of a blast ADPLL is examined through blame infusion tests and circuit reenactments. Singleoccasion annoys in the computerized circle channel result in the most pessimistic scenario blunder reaction of the ADPLL, regularly requiring stage reacquisition. Single-occasion tolerant outline for Digital circle channel are proposed and approved through FPGA-based blame infusion tests.

The recreation and blame infusion comes about demonstrates that the computerized circle channel (DLF) is the most SEUdelicate sub-circuit in blast ADPLLs. The two essential kinds of mistake happen in SEU reproduction of the ADPLL are (1) loss-of-bolt blunders and (2) impermanent recurrence mistakes.

**b)** Multiple Bit Upset (MBU): Rather than affecting a single bit in a memory, radiation can affect several bits. The ionizing particle beam when incident at a large angle of incidence will cause the particle to strike at multiple nodes. More than one bit in the storage element will be upset at the same time leading to MBU.

c) Single Event Functional Interrupt (SEFI): This deals with corruption of data bus in the digital systems leading to temporary malfunction in the device functionality.

d) Single Event Transient (SET): SET is a very important SEE effect. The transient current pulse caused due to SEE is termed as an SET pulse. SET can easily propagate through the depth of the logic circuitry. For example if the timing of SET pulse width meets the setup and hold time of the latch or flip flop, an incorrect input will be latched as output. This causes system failure. Increase in operating frequency of the devices leads to increase in vulnerability of SET.

# 2) Destructive SEE Effect

The Destructive SEE Effects can be classified as:

a) Single Event Latch-up (SEL): SEL creates a direct short circuit path from power supply to ground in CMOS devices. This problem cannot be resolved until the power is switched off and put back again.

**b)** Single Event Hard Error (SHE): Large energy depositions can cause individual logic elements to be unable to change its logic state. This is referred to as a "struck bit" in memory. Power needs to be turned off to recover from this error.

c) **Single Event Burnout (SEB):** SEB in the transistor is due to a direct path being created between drain and source for current to flow. This results in burnout of the transistor, resulting in destruction of the electronic device.

d) Single Event Gate Rupture (SEGR): SEGR is normally recorded in Power MOSFETs. A heavy ion hit at the gate region of Power MOSFET, which is operating at a high voltage causes SEGR. SEGR results in the breakdown of insulating layer of silicon di-oxide, causing localized heating and destruction of gate region [14].

# b) Radiation Hardening Technique

Radiation hardening is a process of making electronic components and systems resistant to damage or malfunction caused by ionizing radiation. Ionizing radiation can be particle

radiation and high energy electromagnetic radiation. Ionizing radiation is present in the outer space, in high altitude flight, around nuclear reactors and particle accelerators [15].

Radiation Hardening can be realized through design or manufacturing process variations to reduce susceptibility to radiation damage. Radiation hardened chips tend to lag behind recent developments in commercial chip due to extensive development and testing. Hence it compromises on time to market and budgetary requirements.

Radiation hardening techniques are focused on two methods namely:

1. Radiation Hardening by Process (RHBP)

2. Radiation Hardening by Design (RHBD)

# 1. Radiation Hardening by Process (RHBP)

RHBP achieves radiation hardening via process modifications. It is the traditional approach used by radhard foundries. RHBP by process includes the use of Silicon Germanium (SiGe), Silicon on Sapphire (SOS) and Silicon on Insulator (SOI) process. Gosh [16] proposed an approach for designing a radiation hard PLL using SOS-CMOS process. Radiation hardness is achieved through improving circuit design by using a fully self-bias architecture. However a monolithic crystal wafer of sapphire is about twice as expensive to fabricate as a silicon wafer and the LC VCO used do not have good tuning range. Few more radiation hard PLL using SOS CMOS process can be seen in [17-20]. Matsuura et. al [21]outlined "a stage bolted circle (PLL) working at 200 MHz utilizing 0.2 µm completely exhausted silicon-on-separator (SOI) innovation". They utilized SPICE reenactment model to recreate SET heartbeat with Linear Energy Transfer (LET) of 50 MeV-cm2/mg. Chen et al. [22] outlined a radiationsolidified low-jitter PLL with a low-befuddle charge pump and a powerful voltage-controlled oscillator in a 130 nm PD-SOI process. Guo [23] broke down the single-occasion transient impact on a ring-oscillator based and a LC-tank based staged secured circle circuits created a 0.25µm siliconon-sapphire innovation. Preferences of the LC-tank based circuits as far as single-occasion resistance over the ringoscillator based circuits are talked about. Liu et al. [24] proposed a radiation-solidified PLL in which a novel Numerical Control Restrain (NCR) circuit is connected in Charge Pump (CP) to lessen the control voltage bother and the recuperation time caused by the single enthusiastic molecule strikes. Outline of Radhard ADPLL utilizing RHBP was done by Nemmani [25] it talks about the effect of radiation on computerized PLL. Single occasion solidifying outline methods were furthermore acquainted into the advanced PLL with enhance its radiation execution. This PLL was manufactured in the Honeywell 0.35µm SOI CMOS process.

Since plainly RHBP approach needs a committed foundry, in this way expanding the assembling cost, subsequently the work focuses on the RHBD approach

# 2. Radiation Hardening by Design (RHBD)

The goal of the Radiation Hardening by Design (RHBD) program is to create and exhibit outline and format systems to help the manufacture of deliberately radiation solidified coordinated circuits from unadulterated plan approaches; no adjustments in manufacture or materials. It is centered around foundry-type silicon advancements, ultra-profound sub micron (e.g. < 90 nm innovation) geometries, and

advanced/simple/blended flag integrated circuits. RHBD has been one of the driving forces to trigger the market growth of radiation hard electronics which is estimated to reach USD 1,277.4 Million by 2022 [26]. Countries such as USA, INDIA and CHINA will be the forerunners for RHBD radiation hard electronics in the coming years. Jung et al. [27] presented a RHBD PLL up 6.2mW at 400MHz yield repeat. T D Loveless [28] created a RHBD PLL using 130nm CMOS process and the results shows that a custom, voltage-based charge pump lessens the mix-up response of the PLL over general designs by more than two solicitations of degree as evaluated by the amount of wrong PLL clock beats following a lone event. Zhao [29] completed a novel Complementary Current Limiter (CCL) PLL for improved SET flexibility in 0.18 µm CMOS process. Generation occurs exhibit that the CCL circuit can basically reduce the voltage disturbance on the commitment of the VCO by up to 92.8%, and diminish the recovery time of the PLL by up to 76.4% inside seeing SETs in the charge pump (CP). Han [30] in his paper inquired about Single Event Transient vulnerability of stage shot circles. Results revealed that the charge pump is the most fragile piece of the PLL to SET, and it is hard to direct this effect at the transistor level.

The ADPLL is more tolerant to radiation induced noise. However there is no much literature survey on design of ADPLL using RHBD technique. Through the literature survey the author could infer that RHBD process on CMOS offers many advantages over RHBP [31] such as:

Maturity of the process and high repeatability
 Low cost

3) Availability of many silicon foundries

3) Portability of technical solutions

# **III TYPES OF RHBD ADPLL**

RHBD ADPLL is designed in two approaches namely;

- 1) Feedback-Divider (FD) based ADPLL
- 2) Feedback-Divider-Less Counter (FDLC)

# 1) Feedback-Divider (FD) based ADPLL

Fig.2 shows a Block Diagram of FD based ADPLL architecture [32-36]. There are four main functional blocks in the ADPLL which are:

- 1) Time-to-Digital Converter (TDC)
- 2) Digital Loop Filter
- 3) Digitally Controlled Oscillator (DCO)
- 4) Divider.

Feedback Divider based ADPLL architecture is considered as equivalent structure of analog PLL. In ADPLL VCO is replaced with a DCO for generating expected output frequency signal. Similarly, PFD ("Phase/Frequency Detector") and CP ("charge pump") are replaced by a Timeto-Digital Converter (TDC) to detect phase removals of the output frequency signal (Fout) vs. input reference frequency (Fref) clock signal. The analog loop RC filter is replaced by a digital loop filter to attenuate the noise generated by TDC output. It also produces control signal according to the phase error to adjust the DCO frequency in order to track the reference input. In the feedback path, a frequency divider is located for frequency division of the DCO output variable clock (CKV) before feeding it to TDC. The TDC tracks the phase error by comparing the difference in the phase of the reference clock and variable clock (CKV) output frequency. Exploring in depth it can be visualized that the prime differentiating factor that distinguishes the two types of ADPLL is the way that the variable clock  $Var_{clk}$  is feed into TDC for phase/frequency detection. As depicted in Fig. 2, the Var<sub>clk</sub> is edge-divided such that it maintains the average frequency equivalent to the frequency  $f_{Ref}$  of  $ref_{freq}$  clock. The phase error at TDC increase significantly high amount of phase-frequency noise which is required to be minimized or eliminated by means of certain loop filter. This result in additional burden of loop filtering to reduce noise components. Additionally, it might require certain sophisticated design to distinguish  $ref_{freq}$  and downdividedVar<sub>clk</sub>. This model requires an additional frequency detection unit too, particularly during frequency-settling. Applying TDC as envelop to cover complete  $T_{Ref} = 1/f_{Ref}$ .



Fig.2 FD Divider Based ADPLL

2) Feedback-Divider-Less Counter (FDLC) Fig.3 shows a Block Diagram of Feedback Divider-Less -Counter based All Digital Phase Locked Loop (FD-ADPLL) architecture [37-47]. There are four main functional blocks in the ADPLL which are:

- 1) Time-to-Digital Converter (TDC)
- 2) Digital Loop Filter
- 3) Reference Phase Accumulator
- 4) Digitally Controlled Oscillator (DCO)

The system is clocked by the reference frequency (FREF). The target frequency is determined by the input frequency control word (FCW) and the output signal is noted as variable clock (CKV). The reference phase accumulator stores the FCW value in each clock cycle of reference frequency clock. In each cycle of the reference flag, the DCO yield cycle is checked in numbers which is then analogized with FCW. The distinction speaks to the stage blunder between DCO yield variable clock (CKV) and reference recurrence clock flag. The opportunity to-advanced converter looks at the stage data of the DCO yield variable clock (CKV) by comparing its phase with the reference clock signal, the integer part of the output phase is obtained by counting the number of output clock cycles. The fractional phase error is generally quantized by a fractional phase error quantizer (usually realized by TDC). Digital loop filter is used to attenuate the noise generated by TDC output and produces tuning word according to the phase error to adjust the DCO frequency to track the reference input.



Fig.3 FDLC based ADPLL

#### IV COMPARISON OF FD AND FDLC ADPLL

TABLE. II Comparison of FD and FDLC ADPLL

Ref No	Types of ADPLL	Power (mW)	Lock Time (µs)	Jitter (ps)	Phase Noise (dB/Hz)
[33]	FD	46.7	20	0.2ps	-150
[35]	FD	-	-	-	-134
[36]	FD	100	<46 cycles	70ps	-
[41]	FDLC	7.1	6.9	<1ps	-100
[42]	FDLC	12	≤30	-	-112
[43]	FDLC	0.86	20ps	1.71ps	-109
[45]	FDLC	-	≤50	-	-112

Chun-Ming Hsu, et al. [33] has proposed "A Low-Noise Wide-BW 3.6-GHz Digital sigma-delta of Fractional-N FS ("Frequency Synthesizer") along Noise-Shaping TDC and Quantization Noise Cancellation". A gated-ring-oscillator time-to-digital converter (TDC) architecture is used with 6-ps raw resolution. Implemented in a 0.13µm CMOS process area of 0.95mm<sup>2</sup> with power dissipation of 46.7mW. It is measured that the stage commotion at 3.67 GHz bearer recurrence is -150 dBc/Hz at 20 MHz balance, individually. Ping-Ying Wang, et al. [35] has proposed "simple upgraded all advanced RF fragmentary N PLL with self-aligned capacity". A simple feed-forward circuit supplant the opportunity to-advanced converter utilized as a part of traditional all computerized PLL (ADPLLs) to give a straight stage balance way which is obtuse to quantization mistake and non-linearity of computerized controlled oscillator (DCO). Actualized in a 0.13µm CMOS process, territory of 0.85mm2 and estimated stage commotion at 3MHz recurrence is - 134 dBc/Hz. Ching-Che Chung, et al. [36] has proposed An "All-Digital Phase-Locked Loop for High-Speed Clock Generation". The proposed ADPLL engineering is executed with standard cell utilizing both advanced control system and ring oscillator. The

ADPLL executed in a 0.3µm and the power scattering of 100 mW. The yield jitter is 70 ps and bolt time is under 46 cycle individually. Melody Yu Yang, et al. [41] has proposed "7.1 mW, 10 GHz All Digital Frequency Synthesizers with Dynamically Reconfigured Digital Loop Filter in 90 nm CMOS Technology". The ADPLL expends 7.1 mW from a 1 V supply and executed in a 90 nm CMOS innovation, the region is 0.352 mm2. The jitter of the yield clock is <1ps and estimated stage commotion at 1MHz recurrence is - 100 dBc/Hz. Liangge Xu, et al. [42] has proposed "2.4-GHz Low-Power All-Digital Phase-Locked Loop". In this outline, they utilized postpone based procedure to lessen TDC control scattering. The power dispersal of the ADPLL is 12mW with a 1.2-V control supply and estimated stage commotion at 1MHz recurrence is - 112 dBc/Hz and bolt time is not exactly or equivalent to 30ps separately. Vamshi Krishna Chillara, et al. [43] has proposed "860µW 2.1-to-2.7GHz All-Digital PLL-Based Frequency Modulator with a DTC-Assisted Snapshot TDC for WPAN (Bluetooth Smart and ZigBee) Applications". The exhibited ADPLL is executed in TSMC LP 40nm CMOS which possesses zone of 0.2mm2. The PLL settles in 20µs. The jitter of the yield clock is 1.71ps and stage commotion estimations of - 109dBc/Hz at 1MHz-balance. Robert Bogdan Staszewski, et al. [45] has proposed "Carefully Controlled Oscillator (DCO)- Based Architecture for RF Frequency Synthesis in a Deep-Sub micrometer CMOS Process". The displayed thought makes the work of completely advanced recurrence synthesizers utilizing refined flag preparing calculations. Coordination with the computerized back-end onto a solitary silicon bite the dust in a financially savvy way is likewise empowered. The stage clamor is - 112 dBc/Hz at 500-kHz balance and bolt time is not exactly or equivalent to 50ps individually.

#### **V CONCLUSION**

As per literature survey, we can conclude that FDLC ADLL results in low phase noise in comparison to FD ADPLL. Hence FDLC ADPLL is choose for Space Communication Application.

# REFERENCE

- Staszewski, R. B., D. Leipold, K. Muhammad, and P. T. Balsara. "Digitally controlled oscillator (DCO)-based architecture for RF frequency synthesis in a deep-submicrometer CMOS process." IEEE Trans. Circuits Syst. II, November 2003: vol. 50, no. 11, pp. 815–828.
- [2] Chen, P.L., C.C. Chung, and and C.Y. Lee. "A portable digitally controlled oscillator using novel varactors." IEEE Trans. Circuits Syst. II, May 2005: vol. 52, no. 5, pp. 233–237.
  [3] Lee, C. C. Chung and C. Y. "An all-digital phase-locked loop for high-
- [3] Lee, C. C. Chung and C. Y. "An all-digital phase-locked loop for highspeed clock generation." IEEE Journal of Solid-State Circuits, Febuary. 2003: vol. 38, no. 2, pp. 347-351.
- [4] Z. J. Cheng, D. Q. Jin, and T. Kwasniewski. "A 4GHz Low Complexity ADPLL-based Frequency Synthesizer in 90nm CMOS." Proceeding of IEEE Custom Integrated Circuits Conference, CICC '07, Ottawa, 2007: 543-546.
- [5] Best, R. E. Phase Locked Loops Design Simulation and Applications. Mc Graw Hill. 5th Edition, 2003.
- [6] K.L. Bedingfield, R.D. Leach, M.B. Alexander, "Spacecraft System Failures and Anomalies Attributed to the Natural Space Environment", NASA Reference Publication 1390, August 1996.
- The Hindu. August 2009. http:// http://www.thehindu.com/scitech/ISROloses-radio-contact-with-Chandrayaanl/article16877785.ece (accessed September 2013).
- [8] D M Fleetwood and H A Eisen, "Total Dose radiation hardnesss assurance", IEEE Transactions on nuclear science, Vol. 50, no 6, pp. 552-563, December 2003.

- [9] H J Barnaby, "Total Ionizing Dose effects in modern CMOS technologies", IEEE Transactions on nuclear science, Vol. 53, no 6, pp. 3103-3121, December 2006.
- [10] T R Oldman and F B Mc Lean, "Total Ionizing Dose effects in MOS oxides and devices", IEEE Transactions on nuclear science, Vol. 50, no 3, pp. 483-499, June 2003.
- [11] T R Oldman, K W Bennett, J Beaucour, T Carriere, C Poivey and p Garnier," Total Dose failure in advanced electronics from single ions", IEEE Transactions on nuclear science, Vol. 40, pp. 1820-1830, December 1993.
- [12] R C Baumann, "Radiation induced soft error in advanced semiconductor technologies" IEE Transactions on Device material Reliability, vol. 5, no 3, September 2005.
- [13] P E Dodd, M R Shanneyfelt, J A Felix and J R Schwank," Production and propagation of single event effects in high speed digital logic ICs", IEEE Transactions on nuclear science, Vol. 51, no. 6, pp. 3278, December 2004.
- [14] J R Brews, M Allenspach, R D Schrimpf and K F Galloway," A Conceptual model of single event gate rupture in power MOSFETs", IEEE Transactions on nuclear science, Vol. 40, no. 6, pp. 1959-1966, December 1993.
- [15] Wikipedia. January 2014. http://en.wikipedia.org/Radiation-hardening (accessed January 2014).
- [16] Gosh, Prathapratim, Mingyu Lu, and Sungyong Jung. "Design of radiation hard PLL at 2.5GHz using SOS CMOS." IEEE System Engineering and Electronics Journal, December 2009: vol 20, Issue 6;pp 1159-1166.
- [17] Ghosh, Prathapratim, and Xiao. "A 2.5GHz fully self biased radiation hard PLL using SoS CMOS technology." IEEE International Conference on IC design and technology, May 2009: 121-124.
- [18] T. Toifl, and Moreira P. "A radiation hard 80MHz PLL for clock and data recovery." Proceeding of IEEE Symposium on Circuits and Systems, July 1999: vol 2, pp 524-527.
- [19] Pan, Dong, Li H W, and Wilamowski B M. "A Radiation hard PLL." Proceeding of IEEE International Symposium on Industrial Electronics, June 2003: vol 2, pp 901-906.
- [20] Zhu, P. "A 400 MHz-2.4gHz radiation tolerant self biased phase locked loop." IEEE Conference on System on Chip. 2007.
- [21] Matsuura, et al. "Radiation Hardened Phase Locked Loop fabricated in 200nm SOI CMOS." Proceedings of the European Conference on Radiation and its effects on Components and Systems RADECS, September 2011; 150-155.
- [22] Chen, et al. "Analysis of Single Event Effects in a Radiation Hardened Low Jitter PLL Under Heavy Ion and Pulsed Laser Irradiation." IEEE Transactions on Nuclear Science, 2016: 1-10.
- [23] Shita, Guo, Li Jingxiao, Gui Ping, Ren Yi, Chen Li, and Bhuva Bharat. "Single-event transient effect on a self-biased ring-oscillator PLL and an LC PLL fabricated in SOS technology." *IEEE Transactions on Nuclear Science*, 2013: vol 60, 4668-4672.
- [24] H, Liu. "A Hardened Phase-Locked Loop Using Novel Charge Pump." ISCID. Hangzhou, China: 10.1109/ISCID.2015.18, December 2015.
- [25] Nemmani, Anantha Nag. "Design Techniques for Radiation Hardened Phase Locked Loops." *MAPLD International Conference*. 2005.
- [26] Marketsandmarkets http://www.marketsandmarkets.com/MarketReports/ radiation-hardened-electronics-market-44047967.html(accessed December 2016)
- [27] Junget, Seok Min. "A radiation-hardened-by-design phase-locked loop using feedback voltage controlled oscillator." Proceedings -International Symposium on Quality Electronic Design. ISQED, April 2015, 103-106.
- [28] Loveless, T D. "A Single-Event-Hardened Phase-Locked Loop Fabricated in 130 nm CMOS." IEEE Transactions on nuclear Physics, December 2007: Volume: 54, Issue: 6;10.1109/TNS.2007.908166.
- [29] Zhenyu, Zhao. "A single-event transient hardened phase-locked loop in 0.18 μm CMOS process." ASICON, October 2009: 10.1109/ASICON.2009.5351458.
- [30] Han, Zhiwei, Liang Wang, Suge Yue, Bing Han, and Shougang Du. "Analysis and RHBD technique of single event transients in PLLs." Journal of Semiconductors, 2015: 10.1088/1674-4926/36/11/115001.
- [31] Kumar, Rajesh. "A radiation Tolerant PLL Design for Digital Electronics." IEEE International Conference on Computer Design. Lake Tahoe, CA, USA: IEEE, October 2009. 505-510.
- [32] Zhuang, J., Du, Q. and Kwasniewski, T.: A 4 GHz low complexity ADPLL-based frequency synthesizer in 90 nm CMOS, *IEEE Custom Integrated Circuits Conf. (CICC)*, pp.543–546 (Sept. 2007).
- [33] Hsu, C.-M., Strayer, M.Z. and Perrott, M.H.: A low-noise, wide-BW 3.6 GHz digital  $\Sigma\Delta$  fractional-N synthesizer with a noise-

shaping time-to-digital converter and quantization noise cancellation, *IEEE Solid-State Circuits Conf.*, pp.340–341 (Feb. 2008).

- [34] Chang, H.-H., Wang, P.-Y., Zhan, J.-H. and Hsieh, B.-Y.: A Fractional Spur-Free ADPLL with Loop-Gain Calibration and Phase-Noise Cancellation for GSM/GPRS/EDGE, *Proc. IEEE Solid-State Circuits Conf.*, sec.10.1, pp.200–2001 (Feb. 2008).
- [35] Wang, P.-Y., Zhan, J.-H., Chang, H.-H. and Hsieh, B.-Y.: An analog enhanced all digital RF fractional-N pll with self-calibrated capability, *IEEE Custom Integrated Circuits Conference*, 2008 (CICC), pp.749–752 (2008).
- [36] Ching-Che Chung and Chen-Yi Lee: An All-Digital Phase-Locked Loop for High-Speed Clock Generation, IEEE Journal of Solid-State Circuits, VOL. 38, NO. 2, February 2003
- [37] Staszewski, R.B., Muhammad, K., Leipold, D., et al.: All-digital TX frequency synthesizer and discrete-time receiver for Bluetooth radio in 130-nm CMOS, *IEEE Journal of Solid-State Circuits*, Vol.39, No.12, pp.2278–2291 (Dec. 2004).
- [38] Staszewski, R.B., Wallberg, J., Rezeq, S., et al.: All-digital PLL and transmitter for mobile phones, *IEEE J. Solid-State Circuits*, Vol.40, No.12, pp.2469–2482 (Dec. 2005).
- [39] Staszewski, R.B., Waheed, K., Dulger, F. and Eliezer, O.: Spur-free Multirate all-digital PLL for mobile phones in 65 nm CMOS, *IEEE Journal of Solid-State Circuits*, Vol.46, No.12, pp.2904–2919 (Dec. 2011).
- [40] Lee, M., Heidari, M.E. and Abidi, A.A.: A low-noise wideband digi- tal phase-locked loop based on a course-fine time-to-digital converter with subpicosecond resolution, *VLSI Symp. Circuits*, pp.2808–2816 (Oct. 2009).
- [41] Yang, S.-Y., Chen, W.-Z. and Lu, T.-Y.: A 7.1 mW, 10 GHz all digital frequency synthesizer with dynamically reconfigured digital loop fil- ter in 90 nm CMOS technology, *IEEE J. Solid-State Circuits*, Vol.45, No.3, pp.578–586 (Mar. 2010).
- [42] Xu, L., Lindfors, S., Stadius, K. and Ryynanen, J.: A 2.4-GHz lowpower all-digital phase-locked loop, *IEEE J. Solid-State Circuits*, Vol.45, No.8, pp.1513–1521 (Aug. 2010).
- [43] Chillara, V.K., Liu, Y.-H., Wang, B., Ba, A., Vidojkovic, M., Philips, K., de Groot, H. and Staszewski, R.B.: An 860 μW 2.1-to-2.7 GHz all- digital PLL-based frequency modulator with a DTCassisted snapshot TDC for WPAN (Bluetooth Smart and ZigBee) applications, *Proc. IEEE Solid-State Circuits Conf. (ISSCC)*, sec.9.8 (Feb. 2014).
- [44] Jingcheng Zhuang, Robert Bogdan Staszewski "A Low-Power All-Digital PLL Architecture Based on Phase Prediction".
- [45] Robert Bogdan Staszewski, Dirk Leipold, Khurram Muhammad, and Poras T. Balsara "Digitally Controlled Oscillator (DCO)-Based Architecture for RF Frequency Synthesis in a Deep-Sub micrometer CMOS Process" IEEE Transactions on Circuits and System-II: Analog and Digital Signal Processing, VOL. 50, NO. 11, November 2003.
- [46] Tokairin, T., Okada, M., Kitsunezuka, M., et al.: A 2.1-to-2.8-GHz low-phase-noise all-digital frequency synthesizer with a time- windowed time-to-digital converter, IEEE Journal of Solid-State Cir- cuits, Vol.45, No.12, pp.2582–2590 (Dec. 2010).
- [47] Lai, J.-W., Wang, C.-H., Kao, K., Lin, A., Cho, Y.-H., Cho, L., Hung, M.-H., Shih, X.-Y., Lin, C.-M., Yan, S.-H., Chung, Y.-H., Liang, P., Deng, G.-K., Li, H.-S., Chien, G. and Staszewski, R.B.: A 0.27 mm<sup>2</sup> 13.5 dBm 2.4 GHz all-digital polar transmitter using 34%-efficiency class-D DPA in 40 nm CMOS, Proc. IEEE Solid-State Circuits Conf. (ISSCC), pp.342–343 (Feb. 2013).