

2.1 APB (Advanced Peripheral Bus)




Fig. 2. Input or output signals of APB interface

2.2 Operating States

The state machine operates through the following states:

IDLE: This is the default state of the APB.

SETUP: When a transfer is required the bus moves into the SETUP state, where the appropriate select signal, PSELx, is asserted. The bus only remains in the SETUP state for one clock cycle and always moves to the ACCESS state on the next rising edge of the clock.

ACCESS: The enable signal, PENABLE, is asserted in the ACCESS state. The address, write, select, and data signals must remain stable during the transition from the SETUP to ACCESS state. Exit from the ACCESS state is controlled by the PREADY signal from the slave:

If PREADY is held HIGH by the slave then the peripheral bus remains in the ACCESS state.

If PREADY is driven LOW by the slave then the ACCESS state is exited and the bus returns to the IDLE state if no more transfers are required. Alternatively, the bus moves directly to the SETUP state if another transfer follows.




Fig. 3. Operating States of APB interface

2.3 The 16550 UART Transmitter

To send data with the UART, the processor simply writes data to the transmitter address as if it was a memory space. The transmitter will take care of the entire transmission process. The transmitter performs parallel-to-serial conversions, and sends data on the serial line. The processor pushes data (5 to 8 bits wide) into the transmit FIFO, which is 128 bytes deep. When the transmit FIFO is full, no new data can be pushed into it. The transmitter pops the data off the FIFO, and shifts it out at the baud rate. The Divisor Registers determine the baud rate. Using the Line Control Register, the user can configure the number of data bits (5, 6, 7, or 8) per frame, as well as the number of stop bits (1, 1.5, or 2) to be sent at the end of a frame. The transmitter also has parity generation circuits that is capable of creating even, odd, stick even, or sticks odd parity. Logically, the transmitter follows the steps below:

If there is data available in the FIFO, load a byte of data into the shift register. Send a start bit on the serial line, indicating the beginning of a frame. Shift out data bits from the shift register to the serial line. If parity is enabled, send Parity Bit after all data bits are sent. Send stop bit(s) on the serial line, indicating the end of a frame. The transmitter logic presented in the steps above is implemented in the core using a finite state machine.




Fig. 4. Transmitter state diagram

2.4. The 16550 UART Receiver

To receive data with the UART, the processor simply reads data from the receiver address as if it was a memory space. The receiver is responsible for capturing data from the serial line and validating data integrity. The receiver performs serial-to-parallel conversions, and pushes data into the receive FIFO at the baud rate. The processor can pop data from the 128-byte deep receive FIFO at the system clock frequency. The supplied RCLK should be 16times faster than the baud rate. The receiver monitors the serial line. When a valid start bit is detected, the receiver begins to shift data bits from the serial line, and saves the received data in the receive FIFO.

Using the Line Control Register, the user can configure the number of data bits (5, 6, 7, or 8) per frame, as well as the type of parity to expect on the serial line. The receiver has a parity generation circuit that is capable of creating even, odd, stick even, or stick odd parity as data is shifted in from the serial line. The calculated parity is then checked with the received parity to determine data integrity. When parity generation is disabled, no parity will be expected after the data bits. Besides parity errors, the receiver is also capable of detecting frame errors, overrun errors, and break errors. To perform all these functionalities, the receiver follows the steps below:

- Hunt for a valid start bit, which indicates the beginning of a frame.
- Shift in data bits from the serial line to the shift register.
- If parity is enabled, compare received parity bit with the expected value.
- Check for a valid stop bit on the serial line, which indicates the end of a frame.

The receiver interfaces to three clock domains: system clock, receive reference clock, and baud rate clock. In order to correctly handle data across these clock domains, the receiver logic presented in the steps above is implemented in the core using two finite state machines (FSM): main FSM and shift FSM. The main FSM is always active. It is responsible for validating the start and stop bits, and enabling the receive shift FSM. The receiver has a circuit that determines when to sample the data on the serial line, and this circuit is also enabled by the main FSM. After a valid start bit, the main FSM depends on the shift FSM to provide newly received data in the shift register. When the shift FSM is done, the main FSM can then determine if there is any frame, line break, or overrun errors. Finally, the received data and associated error flags are stored. The states are listed below.




Fig. 5. Receiver main finite state machine diagram

2.5. Baud Rate Generator

The baud generator is capable of creating a clock by dividing the system clock by any divisor from 2 to 216-1. The divisor is the unsigned value stored in the Divisor Register. The output frequency of the baud generator is 16 times the baud rate. This means, the Divisor Register should hold a value equal to the system clock divided by baud rate and further divided by 16. This output clock can be used as the receive reference clock by the receiving UART.

The bottom pointer (4 bit) is decremented by reading the data (00001010) into the FIFO by generating POP pulse. The underrun error occurs when FIFO is empty (all the data has been popped off from FIFO). Similarly the overrun error occurs when FIFO is full (trigger level is reached).




Fig. 9. Simulation result shows Sixteen byte FIFO with write and read operation using VCS (Synopsys).

The below simulation waveform shows writing the data into the FIFO and reading from at every rising edge of PCLK (system clock). First four bytes of data (0a) is loaded and popped off from the FIFO after that again four bytes of data (0c) is loaded and popped off from the FIFO.




Fig. 10. Simulation result shows RAM with different data loaded at different instant of time.

When there is no data into the transmitter FIFO then THRE (Transmitter holding register empty interrupt occurs. The fifth and sixth bit of LSR will set. The reset condition for this interrupt is writing the data into the transmitter FIFO by generating pop pulse as shown in simulation waveform.




Fig. 11. Simulation result of THRE interrupt using Questasim 6.4b.

The receiver data available interrupt occurs when receiver FIFO reaches its trigger level as set in FCR (FIFO control register) and, it Generates Receiver Line Status interrupt. The reset condition for this interrupt is reading the receiver FIFO by generating pop pulse as shown in the simulation waveform.




Fig. 12. Simulation result of (RDA) Receiver Data Available Interrupt using Questasim 6.4b.

A character time out (CTO) interrupt will occur when time counter reaches 00h (no character has been input to the FIFO or read from it for the last 4 Char times. Observe that serial line is high for four character time. The reset condition for this interrupt is read the data from the receiver FIFO.

One character time = $16 \times (\text{start} + \text{data bits } 5, 6, 7 \text{ or } 8 + \text{stop bit } 1, 1.5 \text{ or } 2)$

Framing error will occur when the stop bit is start bit (check at the middle of receive counter). A break condition has been reached in the current character. The break occurs when the line is held in logic 0 for a time of one character (start bit + data + parity + stop bit) or when the break counter reaches zero (9fh to 00h), it Generates Receiver Line Status interrupt.




Fig. 13. Simulation result of Character Time Out Interrupt using Questasim 6.4b.

So, framing error will occur before break error. The reset condition for break error interrupt is reading the LSR (Line status register) by making write signal active low is as shown in the simulation waveform.




Fig. 14. Simulation result of framing error and break error (Receiver line status interrupt) using Questasim 6.4b.

IV. RANDOM SKEW GENERATION WITH SIMULATION RESULT

For a UART to work in a truly “Asynchronous” fashion, the Transmitter and the Receiver path need not have a predefined “phase” relationship. However, they still need to be operating at same Baud Rates, but need not be phase-aligned. This feature of the UART will have to be verified. One way of inducing this phase offset is by generating clocks for different instances that are randomly skewed. Although, this is one known way of inducing phase-offset between two UARTS, the implementation presented a few challenges, in that, a separate host

BFM instance would be needed to configure the device for the specified Baud rate. Since, the Quad-UART design proposed in this implementation has a single Host Interface; this was not a feasible solution. Hence, what was attempted was to introduce an arbitrary (Radom) skew while looping back from Transmitter to Receiver. This skewed loop-back still verifies the “Asynchronous” behaviour of the UART.




Fig. 15. Quad UART clocks with random skew.

The seed parameter controls the numbers that \$random returns such that different seeds generate different random streams. The seed parameter may be a reg., an integer, or a time variable. The seed value should be assigned to this variable prior to calling \$urandom. Each UART can be selected randomly by passing a seed value, which selects the corresponding random number (first two bit of LSB will be assigned to UART_SEL) accordingly selects the UART.

```
Transcript
# hexadecimal
# VALUE OF RANDOM UART_SEL_j is 1908608547
# VALUE OF RANDOM UART_SEL_j is 1910312675
# VALUE OF RANDOM UART_SEL_j is 1909395107
```

If UART_SEL is equal to “00” then first UART will be selected. The seed value for the corresponding random number 1507525408 is 12.

```
# do sim.do
# hexadecimal
# VALUE OF RANDOM UART_SEL_j is 1507525408
# interrupt_test started
# inside uart_empty_test
# Inside the Uart_Tx_Empty_Int_test at 9500
# Completed configuring the Tx_empty_interrupt test
# interrupt occur
```

If UART_SEL is equal to “01” then second UART will be selected. The seed value for the corresponding random number 1372652129 is 15.

If UART_SEL is equal to “10” then third UART will be selected. The seed value for the corresponding random number 1909524070 is 31.

```
# hexadecimal
# VALUE OF RANDOM UART_SEL_j is 1909524070
# interrupt_test started
# inside uart_empty_test
# Inside the Uart_Tx_Empty_Int_test at 9500
# Completed configuring the Tx_empty_interrupt test
# interrupt occur
```

```

# VALUE OF RANDOM UART_SEL_i is 1238958436
# VALUE OF RANDOM UART_SEL_j is 1238040867
# VALUE OF RANDOM UART_SEL_k is 1237647843
# VALUE OF RANDOM UART_SEL_l is 1238827427
# VALUE OF RANDOM UART_SEL_m is 1371603040
# VALUE OF RANDOM UART_SEL_n is 1372782624
# VALUE OF RANDOM UART_SEL_o is 1372389600
# VALUE OF RANDOM UART_SEL_p is 1373569184
# VALUE OF RANDOM UART_SEL_q is 1506345824
# VALUE OF RANDOM UART_SEL_r is 1507525408
# VALUE OF RANDOM UART_SEL_s is 1507132384
# VALUE OF RANDOM UART_SEL_t is 1506214816
# VALUE OF RANDOM UART_SEL_u is 1372652129
# VALUE OF RANDOM UART_SEL_v is 1371734561
# VALUE OF RANDOM UART_SEL_w is 1373438689
# VALUE OF RANDOM UART_SEL_x is 1372521121
# VALUE OF RANDOM UART_SEL_y is 1238959457
# VALUE OF RANDOM UART_SEL_z is 1238041889
# VALUE OF RANDOM UART_SEL_0 is 1237648865
# VALUE OF RANDOM UART_SEL_1 is 1238828449
# VALUE OF RANDOM UART_SEL_2 is 1908474983
# VALUE OF RANDOM UART_SEL_3 is 1908654567
# VALUE OF RANDOM UART_SEL_4 is 1908261543
# VALUE OF RANDOM UART_SEL_5 is 1910441127
# VALUE OF RANDOM UART_SEL_6 is 2043217767
# VALUE OF RANDOM UART_SEL_7 is 2044397351
# VALUE OF RANDOM UART_SEL_8 is 2044094327
# VALUE OF RANDOM UART_SEL_9 is 2043086759
# VALUE OF RANDOM UART_SEL_10 is 1908524070
# VALUE OF RANDOM UART_SEL_11 is 1908608502
# interrupt_test started
# inside uart_empty_test
# Inside the Uart_Tx_Empty_Int_test at 9500
# Completed configuring the Tx_empty_Interrupt test
# interrupt occur
# INTERRUPT CLEARED BY WRITING TO Tx Register
# INTERRUPT LINE: 1: THERE IS SOME PENDING INTERRUPT!! AT 110500
# INTERRUPT LINE: 1, SOURCE OF INTERRUPT IS TRANSMIT HOLDING REGISTER IS EMPTY!!
# BEFORE_XMIT_EMPTY_INT_COUNT: XMIT_EMPTY_ISR_DONE flag set at 114500
# XMIT_EMPTY_ISR_DONE flag set at 118500
# NO OTHER PENDING INTERRUPTS
# INTERRUPT LINE: 1: THERE IS SOME PENDING INTERRUPT!! AT 34478500
# INTERRUPT LINE: 1, SOURCE OF INTERRUPT IS RECEIVER FIFO THRESHOLD LEVEL REACHED
# NO OTHER PENDING INTERRUPTS
# INTERRUPT LINE: 1: THERE IS SOME PENDING INTERRUPT!! AT 103630500
# INTERRUPT LINE: 1, SOURCE OF INTERRUPT IS RECEIVER FIFO THRESHOLD LEVEL REACHED
# NO OTHER PENDING INTERRUPTS
# INTERRUPT LINE: 1: THERE IS SOME PENDING INTERRUPT!! AT 138189500
# INTERRUPT LINE: 1, SOURCE OF INTERRUPT IS TIMEOUT INDICATION
# NO OTHER PENDING INTERRUPTS
# Inside the Line Break Interrupt setup routine at 138207500
# INTERRUPT LINE: 1: THERE IS SOME PENDING INTERRUPT!! AT 146776500
# INTERRUPT LINE: 1, SOURCE OF INTERRUPT IS SOME LINE STATUS

```

Fig. 16. Showing simulation report of random numbers using Questasim 6.4b.

If UART_SEL is equal to “11” then fourth UART will be selected. The seed value for the corresponding random number 1371603040 is 7.

```

# hexadecimal
# VALUE OF RANDOM UART_SEL_i is 1371603040
# interrupt_test started
# inside uart_empty_test
# Inside the Uart_Tx_Empty_Int_test at 9500
# Completed configuring the Tx_empty_Interrupt test
# interrupt occur

```

V. CONCLUSION

For a UART to work in a truly “Asynchronous” fashion, the Transmitter and the Receiver path need not have a predefined “phase” relationship, However, they still need to be operating at same Baud Rates, but need not be phase-aligned. This feature of the UART will have to be verified. One way of inducing this phase offset is by generating clocks for different instances that are randomly skewed. Although, this is one known way of inducing phase-offset between two UARTS, the implementation presented a few challenges, in that, a separate host BFM instance would be needed to configure the device for the specified Baud rate. Since, the Quad-UART design proposed in this implementation has a single Host Interface; this was not a feasible solution. Hence, what was attempted was to introduce an arbitrary (Radom) skew while looping back from Transmitter to Receiver. This skewed loop-back still verifies the “Asynchronous” behavior of the UART.

REFERENCES

- [1] E. P. Superior, “Universidad Carlos III de Madrid.”
- [2] J. Teubner and L. Woods, “Data Processing on FPGAs,” *Synth. Lect. Data Manag.*, vol. 5, no. 2, pp. 1–118, 2013.
- [3] F. Y. C. Xue-jun, “Design and Simulation of UART Serial Communication Module Based on VHDL,” vol. 1, 2011.
- [4] H. H. Maimun, “The Design of High Speed UART,” pp. 306–310, 2005.
- [5] G. B. Wakhle, “Synthesis and Implementation of UART using VHDL Codes,” pp. 3–5, 2012.