Grid Voltage and Current Harmonics Reduction using Fuzzy logic control of Dual interfacing converter

M. Neelima¹, Dr. C. Sasikala²

¹PG Student / Department of Electrical & Electronic Engineering, Annamacharya institute of technology and science, Thirupati, A.P. India
²Professor / Department of Electrical & Electronics Engineering, Annamacharya institute of technology and science, Thirupati, A.P. India

Abstract

In this project the compensation of neighborhood load harmonic current utilizing a single DG interfacing converter may make the intensification of supply voltage harmonics delicate burdens, especially when the fundamental grid voltage is very mutilated. Dissimilar to the operation of unified power quality conditioners (UPQC) with arrangement converter, another harmonic current supply voltage and grid current harmonic pay methodology is proposed utilizing facilitated control of two shunt interfacing converters. In particular, the primary converter is in charge of neighborhood load supply voltage harmonics suppression. The second converter is utilized to alleviate the harmonic current created by the communication between the primary interfacing converter and the nearby nonlinear load. To understand a basic control of parallel converters, an altered mixture voltage and current controller is additionally created in the paper. By utilizing this proposed controller, the grid voltage stage bolted circle and the identification of the heap current and the supply voltage harmonics are pointless for both interfacing converters. In this way, the computational heap of interfacing converters can be fundamentally lessened.

I. Introduction

There are developing requests of utilizing power molding circuits in low and medium voltage control circulation system. Contrasting with massive detached filters that are very touchy to circuit parameters varieties, the dynamic power molding hardware including dynamic power filter (APF), dynamic voltage restorer (DVR), and unified power quality conditioner (UPQC) is favored due the quick element reaction and the great resistance to system parameter changes. Then again, the high entrance of distributed generation (DG) unit with power devices interfacing converter offers the likelihood of power appropriation systemharmonic current compensation utilizing multi-utilitarian DG interfacing converter. Past research predominantly centered around the control of a single DG shunt interfacing converter as an APF, as their energy devices circuits have comparative topology. To understand an upgraded dynamic separating objective, the ordinary current control techniques for grid tied DG interfacing converter might be adjusted. To start with, the wide data transfer capacity current controllers are utilized so that the frequencies of harmonic load current can fall into the transmission capacity of the present controller. On the other hand, the particular frequency harmonic pay utilizing multi-resounding current controller has gotten a consider generation measure of constrictions, as detailed. In the killojoy controller is created for different DG units with dynamic harmonic separating capacity. In the neural system strategy is utilized to enhance the harmonic separating execution of DG interfacing converters that are associated with a grid with substantial variety of grid impedance. Notwithstanding the pay of harmonics at low voltage dissemination arranges, the dynamic separating of music in higher voltage circulation system utilizing multi-level converters. Nonetheless, it is critical to note that previously mentioned compensation strategies are primarily utilized as a part of grid tied converter systems. In late writing, the hybrid voltage and current control is likewise created to understand a fundamental voltage control for DG control direction and a harmonic current control for nearby load harmoniccompensation. Contrasted with the previously mentioned customary current control strategies, the crossover controller permits an interfacing converter to repay music in both network tied and islanding micro grids with help of the low transmission capacity interchanges between DG units, it likewise harmonic extraction to accomplish harmonic power sharing among parallel DG systems.

II. Review of Conventional APF and DVR

This area quickly audits the control of shunt APFs for network current harmonic alleviation and arrangement DVRs for supply voltage harmonic suppression. To contrast and the proposed parallel-converter utilizing adjusted half and half voltage and current controller as appeared in the following segment, the surely knew double-loop current control and voltage control are connected to APFs and DVRs, individually.

Fig. 1. Diagram of local harmonic compensation using interfacing converter

A. Shunt Interfacing Converters for Grid Current Harmonic Mitigation

Fig. 1(a) demonstrates the topology and control system of an interfacing converter for compensating generation harmonic current from a neighborhood nonlinear load. To start with, the neighborhood load is associated with the output of the interfacing converter, and afterward, they are coupled to the primary network through the grid feeder. The parameters of the interfacing converter LCL filter and the network feeder are recorded as \( z_1(s) = sL_1 + R_1, z_2(s) = sL_2 + R_2, z_3(s) = s(C_f) \), and \( z_g(s) = sL_g + R_g \), where \( L_1, L_2, R_1, R_2 \) are the inductance and resistance of the filter arrangement stiffs, \( C_f \) is the capacitance of the shunt capacitor, and \( L_g \) and \( R_g \) are grid inductance and resistance.

The present control plan is appeared in the lower portion of Fig. 1(a). As per the customary APF control hypothesis, the neighborhood stack current is measured and the harmonic segments are distinguished as:

\[
I_{\text{Load}} = H_{\text{Har}}(s)\cdot I_{\text{Load}}
\]

Where \( H_{\text{Har}}(s) \) is the exchange capacity of the harmonic segment indicator and \( I_{\text{Load}} \) is the nearby load current.

At the point where both the key and the harmonic parts are resolved, the reference current is acquired as \( I_2, = I_2ref + I_2ref.h \) and it is utilized as the contribution for a double-loop line current \( I_2 \) control.

\[
\begin{align*}
I_{\text{ref}} &= H_{\text{Outter}}(s)\cdot \left(I_{\text{ref}} - I_1\right) \\
V_{\text{ref}} &= H_{\text{Innner}}(s)\cdot \left(I_{\text{ref}} - I_1\right)
\end{align*}
\]

Where \( H_{\text{Outter}} \) and \( H_{\text{Innner}} \) are the controllers of the external and the internal control loops, separately. \( I_1 \) and \( I_1 \) are the reference and the quick inverter output current, separately. \( V_{\text{out}} \) is the output voltage reference of the inverter.

B. Series Interfacing Converters for Supply Voltage Harmonic Mitigation

It is important generation to note that notwithstanding when the harmonic current of shunt nonlinear burdens is adjusted, the supply voltage to neighborhood load is not gen generation simply sinusoidal. This can be brought on by a couple reasons including the fundamental system voltage consistent state harmonic bends. Assume the system current \( I_g \) in Fig. 1(a) is without swell, the harmonic voltage drop on the grid feeder \( R_g \) and \( L_g \) is zero. For this situation, the harmonic voltage at PCC is the same as the harmonics from the principle network. To address the previously mentioned issue, an arrangement DVR can be introduced as appeared in Fig. 1(b), where the system is combined with the power distribution arrange utilizing an arrangement associated coordinating transformer. The auxiliary of the transformer is associated with a converter with output LC filter.

To begin with, the PCC voltage is measured by the DVR controller and the central and harmonic PCC voltage segments are isolated. At that point, the supply voltage harmonic parts are repaid by setting up the harmonic voltage reference of the DVR as \( V_{\text{ref}} = V_{\text{PCC}} \) [35] and the basic voltage reference \( V_{\text{ref}} \) of the DVR is resolved by the droop and swell compensation necessity of the system [3].

At the point when the central and harmonic part references are resolved, the DVR reference voltage is gotten as \( V_C = V_{\text{C}} + V_{\text{C ref}} \). A while later, a double-loop voltage control is connected to guarantee a quick voltage

\[
I_{\text{ref}} = H_{\text{Outter}}(s)\cdot \left(V_{\text{ref}} - V_C\right)
\]

\[
V_{\text{ref}} = H_{\text{Innner}}(s)\cdot \left(I_{\text{ref}} - I_1\right)
\]

following as

Where \( H_{\text{Outter}} \) and \( H_{\text{Innner}} \) are the controller of the external and the inward control loops, separately, \( V_C \) is the reference and the immediate estimation of DVR voltage, separately.

III. THE PROPOSED COORDINATED CONTROL METHOD

To have harmonic current alleviation of the supply voltage and the grid current harmonics, a compensation technique utilizing facilitated control of two parallel interfacing converters is proposed in this segment. The hardware and control outlines of the proposed system are appeared in Fig. 2 and Fig. 3, individually. Initial, a DG unit with two parallel interfacing converters having a similar DC rail is associated with PCC. Each interfacing converter has a output LCL filter and the nearby nonlinear load is put at the outputfilter capacitor of converter1. In this topology, the supply voltage to neighborhood nonlinear load is upgraded by controlling the harmonic part of interfacing converter1. In the interim, the network current harmonic is relieved by means of the power molding through interfacing converter2. Their definite control systems are talked about separately, as demonstrated as follows:
A. Control Strategy for Converter

To start with, the line current $I_{2,1}$ of converter1 and the PCC voltage $V_{PCC}$ as appeared in Fig. 2 are measured to compute the genuine and receptive output power of this converter.

$$
\begin{align*}
P_{C1} &= \frac{3f}{2(\pi + t)}(V_{PCC_x}^2 - V_{PCC_y}^2) \\
Q_{C1} &= \frac{3f}{2(\pi + t)}(V_{PCC_x}^2 - V_{PCC_y}^2)
\end{align*}
$$

where $P_{C1}$ and $Q_{C1}$ are the output genuine and receptive power of converter1, $V_{PCC_x}$ and $V_{PCC_y}$ are the PCC voltage in the two-hub stationary reference outline, and $I_{2a,1}$ and $I_{2b,1}$ are the line current of converter1, and is the time constant of low pass filters. The time steady of the low pass filter is for the most part controlled by two components. To begin with, the genuine and receptive power swells brought on by line current music must be appropriately sifted through. Besides, the quick element control should be kept up. As per the outline rule.

Note that the power reference is generated by the accessible power from the back phase of the DG unit. At the point when there is vitality stockpiling system in the DG unit, the power reference can likewise be controlled by the vitality administration arrangement of a DG unit or a micro grid. Along these lines, for straightforwardness, the harmonic pay administration is typically initiated when there is adequate power rating in the interfacing converters.

The output of the power reference generation is the line current reference $I_{2..1}$

$$
\begin{align*}
I_{2..PQ,1} &= g_P (V_{PCC_x}^2 - jV_{PCC_y}^2) \\
&+ g_Q (V_{PCC_y} - jV_{PCC_x})
\end{align*}
$$

Where $g_P$ and $g_Q$ are two customizable additions that can control converter1 output genuine and receptive power, separately. This controller just uses a duplicate of the momentary PCC voltage vector ($\alpha + j\omega V_{PCC,\beta}$) and the conjugated part as the present reference. This relies on a reality that the genuine output power is in extent to the line current $I_{2}$ that outsiders to immediate PCC voltage vector, while the receptive power is corresponding to the line current that outsiders to the conjugated PCC vector $V_{PCC,\beta} - j\omega V_{PCC,\alpha}$, as appeared in Fig. 4.

The additions $g_P$ and $g_Q$ in are controlled by two PI controllers as

$$
\begin{align*}
g_P &= \frac{k_{p,PQ}}{s} + \frac{k_{i,PQ}}{s} \\
g_Q &= \frac{k_{p,PQ}}{s} + \frac{k_{i,PQ}}{s}
\end{align*}
$$

Where $k_{p,PQ}$ and $k_{i,PQ}$ are PI controller coefficients. $P_{ref}$ and $Q_{ref}$ are the reference genuine and receptive power, individually.

Customarily, the half and half controller in controls the DG key voltage for power control and the harmonic current for load harmonic current relief. As this converter is in charge of repaying harmonic parts of the supply voltage, the controllers in the half breed voltage and current controller is changed with harmonic supply voltage control and central.
line current control as:

\[ I_{\text{car,C1}} = H_{\text{Po}}(s) \cdot (I_{\text{2,Po,C1}} - I_{\text{1,C1}}) + \]

\[ V_{\text{c1}}^* = H_{\text{Har}}(s) \cdot (V_{\text{c1}}^* - V_{\text{c1}}) + H_{\text{Ad}}(s) \cdot I_{\text{LC1}}. \]  

(9)

where \( V_{\text{out,C1}} \) is reference voltage for PWM preparing, \( I_{\text{2,Po,C1}} \) is the line current reference of the Power Control term, \( V_{\text{C1}} \) is the reference voltage of the Voltage Harmonic Mitigation term, \( \text{VC1} \) is the filter capacitor voltage, and \( I_{\text{1,C1}} \) is the converter output current. As appeared in Fig. 2, the filter capacitor voltage (\( \text{VC1} \)) is the same as the load voltage (\( V_{\text{supply}} \)). The controllers of the Power Control, Voltage Harmonic Mitigation and Active Damping terms are recorded as

\[ H_{\text{Po}}(s) = k_{\text{p1,C1}} + \frac{2k_{\text{f,C1}} \omega_0^2}{s^2 + 2\alpha \omega_0 s + \omega_0^2} \]  

(10)

\[ H_{\text{Har}}(s) = k_{\text{p2,C1}} + \sum_{i=1,3,5,7} \frac{2k_{\text{i,L,C1}} \omega_0^2}{s^2 + 2\alpha_i \omega_0 s + \omega_0^2} \]  

(11)

\[ H_{\text{Ad}}(s) = k_{\text{Ad,C1}} \]  

(12)

where \( k_{\text{p1,C1}} \) is the relative pick up and \( k_{\text{f,C1}} \) is the thunderous controller pick up for the power control controller \( HPQ(s) \), \( k_{\text{p2,C1}} \) is the corresponding addition and \( k_{\text{v,h,C1}} \) is the full controller pick up for the voltage harmonic relief controller \( H_{\text{Har}}(s) \), and \( k_{\text{Ad,C1}} \) is the relative control that can effectively stifle the LCL filter reverberation generation.

It is important to note that lone the essential relative additions \( k_{\text{p1,C1}} \) and \( k_{\text{p2,C1}} \) is much lower than the full controller pick up \( k_{\text{v,h,C1}} \). Accordingly, the output of the Power Control term in (9) has low harmonic part. Because of this element, the distorted network voltage can be straightforwardly utilized as the contribution of (7), as its harmonic part can be naturally sifted through by (10). In the meantime, it can be seen that the output of the second Voltage Harmonic Mitigation term just has low major parts, as just resounding controllers at the chose harmonic frequencies are received in the control term. Accordingly, the Power Control term and Voltage Harmonic Mitigation term are exceptionally all around decoupled. As needs be, an interfacing converter can dispatch energy to the system and repay supply voltage music in the meantime. Furthermore, dissimilar to the routine DVR with PCC harmonic voltage extractions, the Voltage Harmonic Mitigation term can understand dynamic supply voltage harmonicscompensation with no harmonic extractions. What's more, it can be seen that a shut circle control is acknowledged without utilizing stage bolted loops.

At last, it is important to accentuation that contrasting with the customary half breed controller that uses the hang control to acknowledge mod generation mod generation power control flow, the principal current control in (9) could successfully enhance the power control dynamic reaction.

**A. Control Strategy for Converter2**

The control procedure of converter2 is like that of converter1, as additionally exhibited in Fig. 3. Be that as it may, both the fundamental and the harmonic converter streams are controlled. In the first place, the controllers as appeared in (6) to (8) are embraced to get the power control term reference \( I_{\text{2a,1}} \) and \( I_{\text{2b,1}} \) are the line current of converter1, and \( \tau \) for converter2. Subsequently, another mixture controller is utilized to understand the shut circle line current control of converter2 as:

\[ V_{\text{out,C2}} = H_{\text{Po}}(s) \cdot (I_{\text{2,Po,C2}} - I_{\text{1,C2}}) + \]

\[ V_{\text{c2}}^* = H_{\text{Har}}(s) \cdot (I_{\text{2,Har,C2}} - I_{\text{1,C2}}) + H_{\text{Ad}}(s) \cdot I_{\text{LC2}}. \]  

(13)

Current Harmonic Mitigation

\[ H_{\text{Po}}(s) = k_{\text{p1,C2}} + \frac{2k_{\text{f,C2}} \omega_0^2}{s^2 + 2\alpha \omega_0 s + \omega_0^2} \]  

(14)

\[ H_{\text{Har}}(s) = k_{\text{p2,C2}} + \sum_{i=1,3,5,7} \frac{2k_{\text{i,L,C2}} \omega_0^2}{s^2 + 2\alpha_i \omega_0 s + \omega_0^2} \]  

(15)

\[ H_{\text{Ad}}(s) = k_{\text{Ad,C2}} \]  

(16)

where \( V_{\text{out,C2}} \) is reference voltage for converter2 PWM handling, \( I_{\text{2,Po,C2}} \) is the present reference for converter2 control, \( I_{\text{2,Har,C2}} \) is the present reference for converter2 line current harmonic control, \( I_{\text{1,C2}} \) is the converter2 output current. The controllers of Power Control, Current Harmonic Mitigation and Active Damping terms are recorded here as

\[ k_{\text{p1,C2}} \] is the full controller pick up for the voltage harmonic relief controller \( H_{\text{Har}}(s) \), and \( k_{\text{Ad,C2}} \) is the relative control that can effectively stifle the LCL filter reverberation generation.

In rundown, the proposed topology and the altered cross breed controller can understand an upgraded nature of supply voltage to the neighborhood stack and the grid current to the principal system in the meantime. Through the organized control of two parallel converters, the previously mentioned control quality change target is acknowledged in a computationally compelling way, without including any PLLs and harmonic voltage/current extractions in the whole procedure. What's more, when the principal current direction in the Power Control term in (13) and (9) is supplanted by the surely knew hang control for major voltage control, the proposed technique can be utilized as a part of an islanded micro grid in a comparative way.

**C. Frequency Domain Analysis**

As both converter1 and converter2 have frequency specific element at the major and they chose harmonic frequencies, the supply voltage harmonic and system current
harmonic compensation execution can be analyzed by frequency area investigation utilizing Bode plots. Initial, a LCL filter of a converter is appeared in Fig. 5, where the neighborhood load is disentangled as a harmonic current source associated with the shunt capacitor of converter LCL filter. The reaction of the filter plant is given as

\[
\begin{align*}
    \frac{V_{\text{out}}}{z_1} - \frac{V_{\text{FCC}}}{z_2} - I_{\text{Load}} \right) \cdot \left( \frac{1}{z_1} + \frac{1}{z_2} \right) &= V_c \\
V_{\text{out}} - V_c &= z_1 \cdot I_1 \\
V_c - V_{\text{FCC}} &= z_1 \cdot I_2
\end{align*}
\]

(17)
(18)
(19)

In light of the control methodologies in (9) and (13), the exchange capacity of the LCL filter circuit (see (17) to (19)) for both converter1 and converter2, and expecting that \( V_{\text{out},C2} \ast = V_{\text{out},C2} \) and \( V_{\text{out},C1} \ast = V_{\text{out},C1} \), the shut circle current and voltage reaction of parallel converters can be set up as

\[
\begin{align*}
    V_{c,\text{C1}} &= R_{11}(s)I_{c,\text{C1}}' + R_{12}(s)I_{c,\text{PQ,C1}} - R_{13}(s)I_{c,\text{L,C1}} \\
    I_{c,\text{C1}} &= R_{21}(s)I_{c,\text{C1}}' + R_{22}(s)I_{c,\text{PQ,C1}} - R_{23}(s)V_{\text{FCC}} \\
    I_{c,\text{L,C1}} &= R_{31}(s)I_{c,\text{PQ,C1}} - R_{33}(s)V_{\text{FCC}}
\end{align*}
\]

(20)
(21)
(22)

Where the coefficients \( R_{11}(s) \) to \( R_{33}(s) \) in portray the reaction of these two converters to different excitations of the system. In particular, (20) predominantly centers the execution of converter1 at harmonic frequencies, while expects to depict the execution of the system at around basic frequency. As it were, converter1 has voltage source trademark at harmonic frequencies however current source trademark at around the essential frequency. Then again, as both essential and harmonic line current are controlled for converter2, just a single current source proportional circuit in can be utilized to show the execution of converter2. With a specific end goal to make the examination more direct, a mind boggling circuit arrange as appeared in Fig. 6 is produced to show how the harmonic voltage and current harmonic are at the same time adjusted. Take note of that this identical circuit arrange in Fig. 6 is just viable at the chosen harmonic frequencies.
Simulation results by using fuzzy controller:

Fuzzy rule is a sort of many-regarded justification in which reality estimations of elements may be any bona fide number some place in the scope of 0 and 1. By separate, in Boolean method of reasoning, reality estimations of components may simply be 0 or 1. Fluffy basis has been contacted manage the possibility of partial truth, where reality regard may go between absolutely apparent and completely false. Moreover, when semantic factors are utilized, these degrees might be overseen by particular capacities.
Membership function for change in error current

The three variables of the FLC, the error, the change in error and the output, have SEVEN triangle membership functions for each. The basic fuzzy sets of membership functions for the variables are as shown in the Figs.8. The fuzzy factors are communicated by semantic factors „positive enormous (PB)”, „positive little (PS)”, „zero (Z)”, „negative little (NS)”, „negative huge (NB)”, for every one of the three factors. A lead in the govern base can be communicated in the shape: If (e is NB) and (de is NB), at that point (album is Z). The tenets are set in view of the information of the framework and the working of the framework. The administer base alters the obligation cycle for the PWM of the inverter as per the adjustments in the contribution of the FLC. The quantity of principles can be set as wanted. The quantities of guidelines are 49 for the five enrollment elements of the blunder and the adjustment in mistake (contributions of the FLC).

Table. 1. Fuzzy table

<table>
<thead>
<tr>
<th>INPUT/OUPU T</th>
<th>NB</th>
<th>NM</th>
<th>NS</th>
<th>ZE</th>
<th>PS</th>
<th>PM</th>
<th>PB</th>
</tr>
</thead>
<tbody>
<tr>
<td>NB</td>
<td>PB</td>
<td>PB</td>
<td>PB</td>
<td>PB</td>
<td>PM</td>
<td>PS</td>
<td>ZE</td>
</tr>
<tr>
<td>NM</td>
<td>PB</td>
<td>PB</td>
<td>PM</td>
<td>PM</td>
<td>PS</td>
<td>ZE</td>
<td>NS</td>
</tr>
<tr>
<td>NS</td>
<td>PB</td>
<td>PM</td>
<td>PS</td>
<td>PS</td>
<td>ZE</td>
<td>NS</td>
<td>NM</td>
</tr>
<tr>
<td>ZE</td>
<td>PM</td>
<td>PM</td>
<td>PS</td>
<td>ZE</td>
<td>NS</td>
<td>NM</td>
<td>NM</td>
</tr>
<tr>
<td>PS</td>
<td>PM</td>
<td>PS</td>
<td>ZE</td>
<td>NS</td>
<td>NM</td>
<td>NM</td>
<td>NM</td>
</tr>
<tr>
<td>PM</td>
<td>PS</td>
<td>ZE</td>
<td>NM</td>
<td>NM</td>
<td>NB</td>
<td>NB</td>
<td>NB</td>
</tr>
<tr>
<td>PB</td>
<td>ZE</td>
<td>ZE</td>
<td>NB</td>
<td>NB</td>
<td>NB</td>
<td>NB</td>
<td>NB</td>
</tr>
</tbody>
</table>
**Conclusion**

At the point when a single multi-useful interfacing converter is received to compensating generation the harmonic current from nearby nonlinear burdens, the nature of supply voltage to neighborhood load can barely be enhanced in the meantime, specific when the fundamental network voltage is blended. This paper examines a novel composed voltage and current controller for double converter system in which the nearby load is straightforwardly associated with the shunt capacitor of the primary converter. With the setup, the nature of supply voltage can be improved by means of a direct shut circle harmonic voltage control of filter capacitor voltage. In the meantime, the harmonic current brought on by the nonlinear load and the principal converter is repaid by the second converter. Consequently, the nature of the network current and the supply voltage are both essentially progressed. To lessen the computational heap of DG interfacing converter, the organized voltage and current control without utilizing load current/supply voltage harmonic extractions or stage bolt loops is produced to acknowledge to composed control of parallel converters.
REFERENCES


Author’s Profile:-

M.NEELIMA was born in AP, India in 1993. Currently he is studying his Post graduate degree in Annamacharya Institute of Technology & Sciences, Tirupati affiliated to Jawaharlal Nehru Technological University Anantapur in Electrical and Electronics Engineering with specialization in Power Electronics. His areas of interest include Power Electronics, Power Quality and Renewable Energy Resources.

Dr.C.SASIKALA is currently working as Professor and H.O.D in Electrical and Electronics Engineering, Annamacharya Institute of Technology & Sciences Tirupathi. She has years of teaching experience. Her area of Interest is Power Electronics.