

DESIGN OF 4-2 COMPRESSOR STRATEGY THROUGH INNOVATIVE XOR-XNOR MODULE

PERIKA BHARGAVI*, J. PREM KUMAR **,Dr. SUNEEL KUMAR***

*PG SCHOLAR, DEPARTMENT OF ECE, SRIDEVI WOMEN'S ENGINEERING COLLEGE,JNTU,HYDERABAD, TELANGANA,INDIA.

** ASSISTANT PROFESSOR, DEPARTMENT OF ECE, SRIDEVI WOMEN'S ENGINEERING COLLEGE,JNTU, HYDERABAD, TELANGANA,INDIA.

*** PROFESSOR, DEPARTMENT OF ECE, SRIDEVI WOMEN'S ENGINEERING COLLEGE,JNTU,HYDERABAD, TELANGANA,INDIA

ABSTRACT:

A low-strength excessive pace 4:2 compressor circuits is proposed for immediate virtual arithmetic incorporated circuits. The 4:2 compressors have been extensively hired for multiplier realizations. Based on a brand new different OR (XOR) and extraordinary NOR (XNOR) module, a four: 2 compressor circuits have been designed. Proposed circuit suggests strength intake could be very less. Power consumption and put off of proposed 4-2 compressor circuit were in comparison with in advance suggested circuits and proposed circuit is demonstrated to have the minimal strength consumption and the lowest delay. Simulations have been completed by means of the usage of Verilog HDL

INTRODUCTION:

Multipliers are one of the most large blocks in computer mathematics and are generally utilized in distinct digital sign processors. There is developing needs for excessive pace multipliers in unique packages of computing systems, collectively with pc snap shots, medical

calculation, image processing and so forth. Speed of multiplier determines how rapid the processors will run and architects are truly more focused on immoderate speed with low electricity intake. The multiplier shape consists of a partial product generation level, partial product discount level and the final addition level. The partial product reduction diploma is accountable for a huge a part of the total multiplication postpone, energy and place. Therefore in order to build up partial products, compressors usually put in force this degree because of the fact they contribute to the discount of the partial products and moreover contribute to lessen the vital path this is critical to keep the circuit's standard overall performance. First all the eight inputs are fed as enter to the AND gates which shape sixteen products as established within the fig and shape a tree like shape. Then the ones inputs are further fed to $\frac{1}{2}$ adders, whole adders and compressors to reduce the partial merchandise.




Fig.1.

This is accomplished with the aid of the use of 3-2, 4-2 compressor systems. A three-2 compressor circuit is likewise called complete adder cell. Since those compressors are used again and again in big systems, so improved design will make a contribution masses closer to standard tool performance. The inner structure of compressors is essentially composed of XOR-XNOR gates and multiplexers. The XOR-XNOR circuits are also constructing blocks in numerous circuits like mathematics circuits, multipliers, compressors, parity checkers, and many others. Optimized format of those XOR-XNOR gates can improve the overall performance of multiplier circuit. In gift work, a XOR-XNOR module has been proposed and 4-2 compressor has been applied the usage of this module. By the usage of partial product accumulation in proposed circuit reduces electricity consumption. Following circuit shows compressor circuit is fashioned by using manner of xor-xnor gates

COMPRESSOR CIRCUIT BUILDING BLOCKS

There are different architectures and designs of 4-2 compressor circuits reported in literature. These are mainly composed of two types of circuits: XOR-XNOR circuits and multiplexers (MUX). Complementary CMOS uses the dual networks to implement a given function. One part consists of complementary pull-up PMOS network while other part consists of pull-down NMOS networks. This technique requires more numbers of transistors and large layout area. Static CMOS XOR and XNOR [3] gate is shown in figure 1(a). Another implementation of XOR-XNOR circuit with 12 transistors is shown in figure 1(b) [4]. Further in figure 1(c) two pull-up PMOS-transistors and two pull-down NMOS-transistors are added to restore full swing operation. The circuit performs successfully at low supply voltages but this comes at the expense of increased area and number of transistors. Another disadvantage of the circuit is that each of the inputs drives four gates instead of two gates doubling the input load. This will cause slow response when this circuit is cascaded added together in this manner. It is only the final recombination of the final carry and sum that requires a carry propagating addition. 3:2 compressor is also known as full adder. It adds three one bit binary numbers, a sum and a carry. The full adder is usually a component in a cascade of adders. The carry input for the full adder circuit is from the carry output from the cascade circuit. Carry output from full adder is fed to another full adder






Fig.2. High level view of the 4:2 compressor.


The characteristics of the 4:2 compressor are:

- The outputs represent the sum of the five inputs, so it is really a 5 bit adder as shown in Fig.2.
- Both carries are of equal weighting (i.e. add "1" to the next column)
- To avoid carry propagation, the value of Cout depends only on A, B, C and D. It is independent of Cin.
- The Cout signal forms the input to the Cin of a 4:2 of the next column.


The common implementation of a 4-2 compressor is accomplished by utilizing two full-adder (FA) To add binary numbers cells.4:2 compressor is composed of two serially connected full adders. With minimal carry propagation we use compressor adder instead of other adder. Compressor is a digital modern circuit which is used for high speed with minimum gates requires designing technique. This compressor becomes the essential tool for fast multiplication adding technique on fast processor and lesser area



(a)










(b)



(c)

Fig: Different implementation of XOR-XNOR

SIMULATION RESULTS:







Fig. Input and output waveform for proposed 4-2 compressor circuit

CONCLUSION:

A 4-2 compressor circuit based on a new XOR-XNOR designed provide better performance. The proposed XORXNOR design shows power consumption. The XOR provide maximum output delay of and XNOR shows delay. The performance of this circuit have been compared to earlier reported circuits in terms of power consumption, maximum output delay. The proposed circuit result shows better performance than existing circuits in all aspect.

REFERENCES

- [1] Z. Wang, G. A. Jullien, and W. C. Miller, "A new design technique for column compression multipliers," IEEE Trans. Comput., vol. 44, pp. 962–970, Aug. 1995.
- [2] Manoj Kumar, Sandeep K. Arya, Sujata Pandey, "Single bit full adder design using 8 transistors with novel 3 transistors XNOR gate," International Journal of VLSI Design & Communication Systems, vol. 2, pp. 47-59, Dec. 2011.
- [3] N. Weste, K. Eshraghian, Principles of CMOS VLSI Design: A System Perspective, Reading MA: Addison-Wesley, 1993.
- [4] R. Zimmermann and W. Fichtner, "Low-power logic styles: CMOS versus pass-transistor logic," IEEE J. Solid- State Circuits, vol. 32, pp. 1079–1090, July 1997.
- [5] M. Zhang, J. Gu, and C. H. Chang, "A novel hybrid pass logic with static CMOS output drive full-adder cell," in Proc. IEEE Int. Symp. Circuits Syst., pp. 317–320, May 2003.
- [6] Manoj Kumar "Design of Novel 9-Transistor Single Bit Full Adder," International Conference on Computational Science, Engineering and Information Technology (CCSEIT-2012), Avinashilingam University, Coimbatore, India. pp. 334-337, Oct. 26-28, 2012.
- [7] M. Shams, T. K. Darwish, and M. A. Bayoumi, "Performance analysis of low-power 1-bit CMOS full adder cells," IEEE Trans. VLSI Syst., vol. 10, pp. 20–29, Jan. 2002.
- [8] Manoj Kumar, Sujata Pandey and Sandeep K. Arya, "Design of CMOS Energy Efficient Single Bit Full Adder," Book Chapter of

Communications in Computer and Information Science, Springer- Verlag Berlin Heidelberg, CCIS 169, pp. 159-168, Jul. 2011.

[9] S.F. Hsiao, M.R. Jiang, J.S. Yeh, "Design of high low power 3-2 counter and 4-2 compressor for fast multipliers", Electronic Letters, Vol. 34, No. 4, pp. 341-343, 1998.

[10] K. Prasad, K.K. Parhi, "Low power 4-2 and 5-2 compressors", Proceedings of 35th Asilomar Conference on Signals, Systems and Computers, Vol. 1, pp. 129-133, 2001.

[11] A. Weinberger, "4:2 Carry-Save Adder Module", IBM Technical Disclosure. Bulletin, Vol.23, January 1981.

[12] J. Gu and C. H. Chang, "Ultra Low-voltage, low-power 4-2 compressor for high speed multiplications," in Proc. 36th IEEE Int. Symp. Circuits Systems, Bangkok, Thailand, May 2003.

[13] D. Radhakrishnan, A.P. Preethy, "Low Power CMOS pass logic 4-2 compressor for high

speed multiplication", Proceedings of 43rd IEEE Midwest Symposium on Circuits and Systems, Vol. 3, pp. 1296-1298, 2000.

[14] M. Margala and N. G. Durdle, "Low-power low-voltage 4-2 compressors for VLSI applications," in Proc. IEEE Alessandro Volta Memorial Workshop Low-Power Design, pp. 84-90, 1999.

[15] S. Veeramachaneni, K. M. Krishna, L. Avinash, S. R. Puppala, and M. Srinivas, "Novel architectures for high-speed and low-power 3- 2, 4-2 and 5-2 compressors," in VLSI Design, 2007. Held jointly with 6th International Conference on Embedded Systems., 20th International Conference on, pp. 324-329, Jan. 2007.

[16] Jorge Tonfat, Ricardo Reis, "Low Power 3-2 and 4-2 Adder Compressors Implemented Using ASTRAN", IEEE Third Latin American Symposium on Circuits and Systems (LASCAS), Feb. 29, 2012-March 2, 2012