

# Low Energy utilization of 14nm FINFET technology 6T-SRAM style

S.Satya Narayana  
M.Tech student,ECE Department,  
SIR C.R.R.College of Engg.,Eluru  
Andhra Pradesh ,India


D.Ajay Kumar  
research schlor,ECE Department,  
GITAM Deemed University  
Vishakhapatnam  
Andhra Pradesh ,India

Dr.Sreenivasarao Ijjada  
Asst.professor,ECE Department,  
GITAM Deemed University  
Vishakhapatnam,  
AndhraPradesh,India

**Abstract**— *The distinctive traits of 6T-sram memory cell based on 14 nm FINFET are studied. Power leakage in a ram cellular is a major situation in these days' improvement of shrinking length and excessive standby memories. To clear up the strength leakage hassle, many researchers have proposed exceptional thoughts from the tool stage to the architectural level and above. SRAM designs have grown to be the difficulty of sizeable studies to increase require for electronic circuit applications. The outcomes of H-spice simulations show approximately 50% decrease the energy utilization of the Read/ write margin of this architecture.*

**Key words**— 14nm FinFET, H-spice,6T-SRAM.

compose task one BL is High and the other piece line on low condition.



**Figure1:** Conventional 6T SRAM Cell

## I. INTRODUCTION (HEADING 1)

The SRAM is the most usually utilized square in Digital Signal Processing (DSP), in this manner its execution and power streamlining is of most extreme significance for putting away the information. With the innovation scaling to profound sub-micron, the speed of the circuit increments quickly. In the meantime, the power utilization per chip additionally increments fundamentally because of the expanding thickness of the chip. In this way, in acknowledging present day Very Large Scale Integration (VLSI) circuits, low-power and rapid are the two prevalent variables which should be considered. Like some other circuits' structure, the plan of elite and low-control SRAM can be tended to at various levels, for example, design, rationale style, format, and the procedure innovation. As the outcome, there dependably exists an exchange off between the plan parameters, for example, speed, control utilization, and zone.

Number juggling circuits, as SRAM, adders and multipliers, are one of the fundamental parts in the plan of correspondence circuits. As of late, a staggering interest has been found in circuit and consequently influences the execution of the gadget. Large Scale Integration (VLSI) incorporates wadding substantial number of hardware gadgets into lesser zones. VLSI is the way toward coordinating or combining countless transistors on a solitary silicon semiconductor microchip. VLSI innovation was considered in the late 1970s when best in class level PC processor microchips were a work in progress.

### I. Basic Architecture And Working Of SRAM

Figure1.demonstrates the compose method of customary SRAM cell. Word line is utilized for empowering the entrance transistors M1 and M2 for compose task. BL and  $\bar{BL}$  lines are utilized to store the information and its compliment. For

For expressing "0" BL is Low and  $\bar{BL}$  is high. At the point when there is a statement of the word line high transistor M1 and M4 is on and any charged put away in the BL experiences M1-M4 way to ground. Because of Zero an incentive at Q the M5 transistor is ON and M6 is OFF so the charged put away at Q. bar line. Thus in the express "1" task BL is high because of this M6 is ON and the charge store on is released through the M2-M6 way and because of this low an incentive on the M3 is ON and M4 is OFF so the charged put away on the Q.

Memory Architecture is Random-get to engineering which is an Asynchronous structure. The name is gotten from the way that memory areas (addresses) can be gotten to in irregular request at a settled rate, autonomous of physical area, for perusing or composing. The capacity cluster, or center, is comprised of straightforward cell circuits orchestrated to share associations in even lines and vertical sections. The even lines, which are driven just from outside the capacity cluster, are called word lines, while the vertical lines, along which information stream into and out of cells, are called bit lines. A cell is gotten to for perusing or composing by choosing its line and segment. Every Cell can store 0 or 1.Recollections may all the while select 4, 8, 16, 32, or 64 sections in a single line contingent upon the application. The line and segment (or gatherings of segments) to be chosen are controlled by translating two fold location data. For instance, consider a line decoder that has  $2^n$  out-put lines, an alternate one of which is empowered for each unique n-bit input code. The segment decoder takes m sources of info and produces  $2^m$  bit line get to signals, of which any of them can be empowered at one time.

According to the Literature audit it is presumed that there is part of work improved the situation the decrease of dynamic power scattering and furthermore there are look into paper

which is focusing on the short out power is the static power dissemination. As the innovation smaller scale watt go at 7nm FINFET as the span of memory expands the measure of intensity increments relating .

## II. Proposed SRAM Architecture

Static random-access memory (SRAM) constitutes a large percentage of cell area in system on chip (SOC) designs due to high number of transistors for a single SRAM cell [1]. Thus, SRAM cell typically utilizes minimum size transistor in order to realize higher density [2]. Metal-oxide semiconductor field-effect-transistor (MOSFET) technology scaling has been used to reduce size of SRAM cell over the past three decades [3]. With the reduction of gate length that resulted in smaller SRAM cell, more SRAM cell can be allocated on the die without increasing the footprint, thus, increasing the memory storage capacity. Besides, MOSFET downscaling improves SRAM performance with higher transistor switching speed and reduces power consumption [3].

However, as the technology scaled beyond 32nm, conventional planar MOSFETs start to fail due to the threshold voltage ( $V_T$ ) variation and short channel effect (SCE) [4]. FINFET has been proven to be a better alternative for conventional Nano scale MOSFET when technology process is being scaled down below particularly at 32 nm node [5,6]. FINFET offers several merits over MOSFET. For one, FINFET has better control over the channel due to several gates acting on the channel [7]. Because of this, FINFET has excellent electrostatic properties [8]. Besides, the FinFET's excellent gate control over the channel reduces the source drain leakage current and suppresses the SCE. Thus, further scaling down of a FINFET is possible. Moreover, FinFET's lightly doped channel reduces random dopant fluctuation and effectively reduces the  $V_T$  variation [9]. The suppressed SCE and the enhanced gate control over channel allow the use of thicker gate oxide and, therefore, significantly reduce the gate oxide leakage current [10].

The 7nm gate length FINFET is used as target because it will be used in the next generation of product by semiconductor manufacturing processes in a wide range of applications, namely, SRAM in this case. With each advancement in technology nodes, more SRAM cells can be positioned within a single word line (WL). For a design with many loads on a long wire, coupling capacitance can become a large factor in SRAM cell performance, namely, the rising transition of the word line and the falling transition of the local pre-charge signal [11]. The coupling capacitance and the resistance of WL wire introduce resistor-capacitor (RC) relay at the input signal of the WL. Besides, the wire interconnect scaling introduces a non-scaling RC, which is intolerable for a high performance SRAM design [12]. The parasitic RC reduces the SRAM performance [13]. As a result, SRAM's RC and coupling delay correction circuit is being implemented to overcome the performance degradation [11]. Nevertheless, there has not been any work on the consequences of RC delay on SRAM output signal. It is not demonstrated how much RC delay a SRAM cell can tolerate before its functionality fails. For the first time, the FINFET-based 6T SRAM internal nodes behaviour is examined by using an array of square wave input of various RC delays and the minimum RC of a functional

SRAM cell is acquired. The FINFET standard model is based on the Berkeley's Berkeley Short-channel IGFET Model-Common Multi gate (BSIM-CMG) SPICE library. The compact model library can be used for common multi gate FETs. The FINFET default parameter is listed in the technical manual along with the Verilog-A sample model. In this exploration, a few of the parameters are modified whereas the other parameters are set as default value. The modified parameters are shown in Table 1.

In the simulation, 7nm technology process parameters are utilized. Quantized width, which is similar to the width of a MOSFET, is utilized. A higher fin per finger means bigger width, hence stronger current flow. The equivalence width of a FINFET with single fin is the height and thickness of silicon fin that has contact with the gate. Therefore, the equivalence width of a FINFET with  $n$  fins is  $n * (2 * H_{fin} + T_{fin})$  [14], where  $H_{fin}$  is fin height, while  $T_{fin}$  is fin thickness. The default values of  $H_{fin}$  and  $T_{fin}$  are 30nm and 15 nm, respectively. Thus, the equivalence widths of M1, M2, M3, M4, M5, and M6 are 300 nm, 150 nm, 300 nm, 150 nm, 150 nm, and 150 nm, respectively.  $\alpha$  ratio is the write stability, while  $\beta$  ratio is the read stability. The access transistor and the inverter's p-FINFET have 2 fins per finger and the inverter's n-FINFET has 4 fins per finger. The  $\alpha$  and  $\beta$  ratios are, therefore, 1 and 2, respectively, and are sufficient such that read disturb and write fail will not occur [15]. The  $V_{dd}$  voltage in this simulation is 1V. SRAM consists of 2 inverters feeding each other in a closed loop. To analyse gain, noise margin, and power dissipation, single inverter is analysed. Analysis of single inverter will reflect SRAM performance. Figure 1 shows the schematic for DC analysis on SRAM's inverter. DC analysis is performed at node  $q$ , and voltage of node  $q$  is observed.

A SRAM cell is constructed in HSPICE based on BSIMCMG model card. Figure 2 shows the schematic of the SRAM cell model. (WL) is word line voltage, (BL) is bit line bar voltage, and (BL) is bit line voltage, while  $q$  and  $\bar{q}$  are SRAM internal nodes that store 1 bit. Since the  $V_{dd}$  is 1V, logic 1 means the voltage at node  $q$  is 1V, whereas logic 0 means voltage at node  $\bar{q}$  is 0V. To read SRAM internal nodes value, both BL and  $\bar{BL}$  are set to high. M5 and M6 are n-FINFET and are the access transistors, which serves to control the access to the SRAM internal storage during read operation and write operation. M5 and M6 will be turned on if WL is asserted. M1 and M3 are inverter's n-FINFET, while M2 and M4 are inverter's p-FINFET. Note that M4 and M3 are an inverter, M2 and M1 are another inverter. If WL is not asserted, the data in the SRAM cell is kept to a stable state, latching within the flip-flop formed by M1, M2, M3, and M4.




Figure 2: 6T SRAM CELL

SRAM is analysed in terms of DC analysis and transient analysis. DC analysis of SRAM involves investigation of SRAM stability using butterfly curve. The SNM is obtained graphically, which is the side length of the maximum square that can fit inside the butterfly curve. Transient analysis of SRAM involves investigation of SRAM behaviour in real time. Square wave with RC is introduced to the word line of SRAM and the changes of behaviour in SRAM internal nodes is observed.




Figure3: SRAM Cell in Write Operation Mode

### III.Simulation Results And Comparison

The following graph was area comparison of SRAM 10T 8T 6T ram cell as shown in below figure:




Figure 4: Area comparison of 10T,8Tand 6t SRAM cell architectures.

No.of transistors	Area utilization factor
10T	1
8T	0.56
6T	0.53

TABLE 1: Area comparison of 10T,8Tand 6t SRAM cell architectures

The following graph was 8T Negative Voltage Comparison Of SRAM ram cell as shown in below figure:




Figure 5: Negative Voltage Comparison

The following graph was 6T NEGATIVE VOLATGE COMPARISION OF SRAM ram cell as shown in below figure:

OPERATING VOLTAGE (V)	0.40	0.42	0.44	0.46	0.48	0.50
NEGATIVE VOLTAGE (V)	-0.157	-0.183	-0.198	-0.21	-0.227	-0.229

TABLE 2: Negative Voltage Comparison

The following graph was 8T WORDLINE READ AND WRITE COMPARISION OF SRAM ram cell as shown in below figure:

WLV	READ	WRITE
0.40	0.32	0.34
0.42	0.34	0.34
0.44	0.37	0.348
0.46	0.40	0.35
0.48	0.43	0.351
0.50	0.46	0.352

TABLE 3: 8T Word line Read And Write

number of transistors	Read Operation	Write Operation
6T	0.11	0.16
8T	0.25	0.3

TABLE 4: ENERGY utilization for READ/WRITE operation in SRAM

2 Bit In 1 Block	0.36
4 Bit In 1 Block	0.42
8 Bit In 1 Block	0.46

TABLE 6: Minimum Operating Voltages Of 6T- SRAM Architecture Based On Various Configuration




Figure6: ENERGY utilization for READ operation in SRAM




Figure7: Energy utilization for WRITE operation in SRAM

the following graph was minimum operating voltage comparison of SRAM cell as shown in below figure:

8- Transistors	Minimum Operating Voltage (V)
2 Bit In 1 Block	0.43
4 Bit In 1 Block	0.48
8 Bit In 1 Block	0.50

TABLE 5: Minimum Operating Voltages Of 8T-SRAM Architecture Based On Various Configuration

6-Transistors	Minimum Operating Voltage (V)

#### IV CONCLUSION

In the proposed work we have use 10T,8T,6T SRAM architectures 5nmFINFET.10T,8T and 6T SRAM memory cell architectures are designed using finfet technology and simulated 5nm node in HSPICE. However, as number of transistors count and technology node decreases, improving the energy utilization of read and write operation .The working and stability of 10T,8T,6T SRAM in all modes of operation has been analyzed. Supply voltage, transistor scaling of FINFET are analyzed during read and write mode of operation. The results shown that decrease the 50% area and Minimum Operating Voltages Of Proposed SRAM Architecture Based On 5nm node FINFET technology.

#### References

- [1] A. S. Pavlov, Design and test of embedded SRAMs [Ph.D. thesis], University of Waterloo,Waterloo, Canada, 2005.
- [2] V. Sharma, SRAM Bit Cell Optimization, Springer Science, Business Media, New York, NY, USA, 2013.
- [3] H. Iwai, “Roadmap for 22 nm and beyond (invited paper),” Microelectronic Engineering, vol. 86,no. 7-9, pp. 1520–1528,2009.
- [4] H. Kawasaki, V. S. Basker, T. Yamashita et al., “Challenges and solutions of FINFET integration in an SRAM cell and a logic circuit for 22nm node and beyond,” in Proceedings of the International Electron Devices Meeting (IEDM '09), pp. 1–4, December 2009.
- [5] F. Wang, Y. Xie, K. Bernstein, and Y. Luo, “Dependability analysis of nano-scale FINFET circuits,” in Proceedings of the IEEE Computer Society Annual Symposium on Emerging VLSI Technologies and Architectures, pp. 399–404, Karlsruhe, Germany, March 2006.
- [6] B. Swahn and S. Hassoun, “Gate sizing: FINFETs vs 32nm bulk MOSFETs,” in Proceedings of the 43rd Design Automation Conference, pp. 528–531, 2006.
- [7] T. Poiroux, M. Vinet, O. Faynot et al., “Multiple gate devices: advantages and challenges,” Microelectronic Engineering, vol. 80, pp. 378–385, 2005.

- [8] R. Jatooth, M. Veshala, and K. R. Reddy, "Reduction of short channel effects in FINFET," *International Journal of Engineering and Innovative Technology*, vol. 2, no. 9, 2013.
- [9] A. B. S. Y. Kobayashi, K. Tsutsui, K. Kakushima, P. Ahmet, V. R. Rao, and H. Iwai, "Analysis of threshold voltage variations of FINFETs relating to short channel effects," *ECS Transactions*, vol. 16, no. 40, pp. 23–27, 2009.
- [10] S. A. Tewfik, Z. Y. Liu, and V. Kursun, "Independent-gate and tied-gate FINFET SRAM circuits: design guidelines for reduced area and enhanced stability," in *Proceedings of the International Conference on Microelectronics*, pp. 370–373, 2007.
- [11] D. G. Behrends, T. A. Christensen, T. R. Hebig, M. Launsbach, and D. M. Nelson, "Implementing rc and coupling delay correction for sram," USA Patent, 2013.
- [12] J. Warnock, "Circuit and PD challenges at the 14nm technology node," in *Proceedings of the ACM International Symposium on Physical Design (ISPD '13)*, pp. 66–67, March 2013.
- [13] F. Nimadi and J. D. Plummer, "Novel thyristor-based SRAM cell (T-RAM) for high-speed, low-voltage, giga-scale memories," in *Proceedings of the IEEE International Devices Meeting, Technical Digest (IEDM '99)*, pp. 283–286, Washington, DC, USA, December 1999.
- [14] R. Ramesh, M. Madheswaran, and K. Kannan, "Optical effects on the characteristics of a nanoscale FINFET," *Progress In Electromagnetics Research B*, no. 21, pp. 235–255, 2010.
- [15] R. D. Adams, *High Performance Memory Testing: Design Principles, Fault Modelling and Self-Test*, Springer, Boston, Mass, USA, 2003.
- [16] K. Endo, S. O'Uchi, T. Matsukawa et al., "Enhancing SRAM performance by advanced FINFET device and circuit technology collaboration for 14nm node and beyond," in *Proceedings of the Symposium on VLSI Technology Digest of Technical Papers (VLSIT '13)*, pp. T214–T215, June 2013.
- [17] A. Muttreja, N. Agarwal, and N. K. Jha, "CMOS logic design with independent-gate FINFETs," in *Proceedings of the 25th IEEE International Conference on Computer Design (ICCD '07)*, vol. 1, pp. 560–567, Lake Tahoe, Calif, USA, October 2007.