

Performance and Analysis of Resilient 6T SRAM cell For Low Leakage and high speed CMOS

Nishtha Deora
M-Tech VLSI Design
MPCT College
Gwalior (M.P) INDIA

Pankaj Shrivastava
Associate Professor, Dept. Electronics
& Communication Engineering
MPCT College
Gwalior (M.P), INDIA

Abstract—Low power VLSI system, Static random access memory (SRAM) is crucial circuits. In this paper leakage current and leakage power of conventional 6T cell at 90nm technology has been estimated and circuit techniques to reduce Leakage in deep sub micron like Sizing of transistor & Power Gating has been compared with conventional 6T SRAM cell. By sizing of transistors in 6T SRAM cell an optimized 6T Cache memory cell is attained & evaluated & set up for additional capabilities than conventional 6T SRAM Cell. After that Power Gating is applied on the optimized 6T SRAM cache memory Cell and it is established to be most efficient in terms of leakage current and leakage power & develop speed of circuit.

Keywords: *SRAM 6T Cell, Leakage Power Leakage Current, Power Gating, Cadence tool*

INTRODUCTION

Minimum feature size scaling driven by Moore's law led to enhance count of transistors & so functionality of chip. Several latest applications emerged like smart phones, tablet devices & wireless sensors. In these devices, prolong the battery life is the fundamental design issue. SRAM arrays engage additional than 90% of die region in modern SOCs as per to ITRS predictions [1], so its power dominates all power utilization. Supply voltage (SV) scaling is most effective behavior to diminish power consumption of digital circuits & system is motivating for SRAM designer as there are vast amount of literatures that spotlight on near or sub threshold SRAM cell plan. Conventional 6T SRAM cell formation has better density, presentation & reliability for 180 nm, 90 nm & 65 nm CMOS systems at SV greater than 0.8 V [2]. Low supply voltage (LSV) function raise sensitivity to all kinds of variations & region severe duress on SRAM functionality like bad read stability & write ability (WA), small on / off current ratio, etc. [2]-[3]. Various systems have been presented to resolve challenge of 6T SRAM cell function at LSV. For example, weakening positive feedback is utilized to improve WA [4], [5]. In [4], writer utilizes one NMOS transistor among back-to-back inverters. Turning off this transistor in write function use positive feedback weak & improve WA.

A low power characteristic based layout design of 6T [6] architecture. In this Operational circuit has 2 stable states & evaluate to logical "0" & "1" states. These other transistors are used for operating such as

implementing extra ports in a register file, etc for the SRAM memory cell. Operational Concept of SRAM memory cell shown in figure1.




Figure1. Operational concept of SRAM Cell

As presented in exceeding diagram inverters are linked flipside to form latch. These are connected by two bit line and bit line bar. Access transistors are connected between bit line and bit line bar, to read or write the data in memory. While any three terminal switch device can be used in an SRAM, MOSFETs and in particular CMOS technology is usually used to make certain that very low levels of power consumption are achieved. With semiconductor memories enhancing to very large proportions, each cell must achieve very low levels of power consumption to make certain that the overall area of chip does not dissipate additional power. Power reduction can be achieved by diverse methods like, dual threshold based operation of SRAM circuit [7], by using a customized architecture that reduces the power in data write [8] operation or data read operation, etc.

1. Architecture of 6T SRAM Cell

The Architecture of standard cell have 6 transistor as presented in fig.2 nMOS access transistors (AT) (N3 and N4) located at ends of circuit & pair of back to back inverters engage of memory cell. The nMOS element (N1 and N2) of latch are driver transistors, while pMOS (P1 and P2) are pull-up transistors. The AT functions while word line (WL) is raised, for read or writes function, linking cell to bit lines (BL) (Bitline, Bitline bar). Therefore, cell cannot be accessed and two cross-coupled inverters will continue to feed back each other, as long as they are connected to the supply, and data will hold in latch. The read operation begins via pre-charging BL high, then permitting them to float. Then, WL is asserted, turning on all AT. The data stored in nodes are driven onto BL. Voltage dissimilarity is grown among BL & sense amplifier detects value of cell.




Figure2. Standard Architecture of 6T SRAM Cell

During write operation, BL are resolute to complementary voltage levels & then WL is improved. The data to be written in cell are resolute on BL & one of storage nodes is discharged thru AT. The back to back inverters enhance the voltage on the opposite storage node and latch the cell. Thus, the new data overpowers the back to back inverters. The crucial dispute in SRAM plan are reducing its size & ensure that circuitry handling situation is weak adequate to be overpowered when write cycle (write ability), yet strong sufficient not to be disturbed while read cycle (read stability).

To read a "A=0", while WL at 0V, mutually AT are in off mode. Pre-charge mutually BL higher then WL will go higher. If a "A=0 B=1" is stored, then Wordline is High causes N3 to pass 0V to N2/P2, Vdd to N1/P2. Charge flow $P2 > N4$, thus charging the bit line voltage. Charge flow $A1 > N1$, so discharging BL voltage.

To read a "A=1", WL at 0V, mutually AT transistors are in off mode. Pre-charge equally BL maximum Vdd then WL will go maximum. If a "A=1 B=0" is stored, then Wordline=High causes N3 to pass Vdd to N2/P2, 0V to N1/P1. Charge flow $N4 > N2$, thus discharging the bit line voltage. Charge flow $P2 > N3$, so charging BL voltage.

To write a “1”, initially at a “0”, WLine at 0V, mutually AT are in off mode. Pre-charge one bit line high (D=B=Vdd), the other low (D=B=0V) then the wordline will go high. Source (B) of N3 goes to $0 > V_{dd} - V_t$, and drain (B) of N4 goes to $V_{dd} > 0V$. Positive feedback takes over & cell stores a “1” on A.

To write a “0”, initially at a “1” WL at 0V, mutually AT in off mode. Pre-charge one BL maximum (B=Vdd), another to ground (B=0V) then WL will go maximum. Source (B) of N3 depart to $V_{DD} > 0V$ & drain (B) of N4 depart to $0 > (V_{DD} - V_t)$, Positive feedback takes over & cell stores a “0” on A.

• CIRCUIT TECHNIQUE TO REDUCE LEAKAGE IN DEEP SUB MICRON

Among the emerging leakage reduction techniques, some must variation of the performance of the circuit and procedure system, attain leakage diminution while fabrication/design stage, as another are considered on circuit-level optimization system that attain architectural support, and in some cases, technology support as well, but are applied at run-time (dynamically). In this section various circuit level leakage reduction techniques in deep sub micron have been discussed that have been proposed and are being used to reduce the static power dissipation in SRAM cell [9-10].

A. Sizing of SRAM Cell

The subthreshold leakage (STL) is draining supply current of transistor operating in weak inversion region (IR). As like strong IR in that sub threshold (ST), drift current dominates conduction is because of diffusion current of minority carriers in channel for MOS tool. The magnitude of ST current is operation of device size, temperature, process parameters & supply voltage out of which threshold voltage (V_T) plays dominant role. In current CMOS system, STL current (STLC), ISUB, is greatly bigger than other leakage current components. This mostly due of relatively low V_T in modern CMOS tools. ISUB is evaluated via utilizing following formula:

ST current happens among drain & supply while transistor is operating in weak IR that is the gate voltage is lower than the V_{th} . The STLC for MOSFET tool can be uttered as:

$$I_{\text{subthreshold}} = I_0 e^{\frac{(V_{gs} - V_{th})}{nV_T}} \left[1 - e^{-\left(\frac{V_{ds}}{V_T}\right)} \right]$$

Where,

$$I_0 = \frac{W \mu_0 C_{ox} V_T^2 e^{1.8}}{L}, \quad V_T = \frac{KT}{q}$$

is V_T , V_{th} is threshold voltage, V_{ds} and V_{gs} are drain-to-source & gate-to-source voltages correspondingly. W & L are effectual transistor width & length, correspondingly. C_{ox} is gate oxide capacitance, μ_0 is carrier mobility & n is ST swing coefficient.

As it is visible that $STLC_{sub}$ depends on Width & Length of transistors. So by having suitable values for V_{T} it will get relation for width & length to attain smallest leakage power & leakage current.

B. Power Gating Technique

Power Gating enables a cache to “turn off” the supply voltage and eliminate virtually all the leakage energy dissipation in the cache’s unused sections. The key thought is to initiate an extra transistor via maximum V_T in supply voltage (V_{DD}) or ground path (gnd) of cache’s SRAM cells while rest all transistors of the cell have low V_T shown in Figure 3.




Figure 3: SRAM cell with an NMOS Power Gating

The extra transistor is turned on in utilizing part & turned off in unused part. Thus, the cell’s supply voltage is “gated.” Power Gating sustain presentation benefits of lower supply & V_T when dropping leakage & leakage energy dissipation.

CIRCUIT SIMULATION & RESULT ANALYSIS

The Conventional 6T SRAM Cell at 90 nm system is consider in conditions of leakage power (LP) dissipation & leakage current & performance. Later than diverse circuit level leakage reduction techniques have been applied and analyzed. LP in cell has been estimate via keeping WL low to cut off cell from BL. 2 module of leakage have been consider, 1 leakage inside cell & other leakage to BL. Cadence Analog Design Environment at GPDK 90nm technology is used for schematic Circuit design and simulation purpose. The waveforms of the transient analysis and DC Response have been showed in this section. The results are shown in the terms of leakage Current and leakage Power.

i. Conventional 6T SRAM Cell

Diagram 4 shows illustration of Conventional 6T SRAM Cell. It intended require 2 cross-coupled CMOS inverters & 2 AT, linking cells to BL.




Fig. 4: Schematic of Conventional 6T SRAM Cell

Transient Analysis (TA)

Diagram 5 shows TA waveform & DC response of Conventional 6T SRAM Cell. For the simulation purpose, supply voltage of 0.7 V is used. The Leakage Current and Power is calculated for the given input state and estimated results have been shown in table 1.




Figure 5 shows the transient analysis waveform and DC response




Figure 6. Leakage Current Waveform

Table 1: Results obtained by Transient analysis of Conventional 6T SRAM Cell.

| | | | |
|----------------------|--------------------------|-----------|---------|
| Technology | | GDPK 90nm | |
| Power Supply | | .7 V | |
| Temperature | | 27° C | |
| Run Time | | 100ns | |
| Sizing of Transistor | PMOS (Inverter) | W=120 nm | L=100nm |
| | NMOS (Inverter) | W=120 nm | L=100nm |
| | NMOS (Access Transistor) | W=120 nm | L=100nm |
| Leakage Current | | 0.85nA | |
| Leakage Power | | 0.59nW | |

ii. Power Gating 6T SRAM Cell

Fig. 7 shows the schematic of the Power Gating 6T SRAM Cell. Its system have 2 Back to Back CMOS inverters, 2 AT, linking AT to BL & BL bar & NMOS transistor in ground direction of 2 Back to Back CMOS inverters.




Fig. 7: Schematic of Power Gating 6T SRAM Cell

Transient Analysis

Figure 8 shows the transient analysis waveform and DC response of Power Gating 6T SRAM Cell. For the simulation purpose, supply voltage of 0.7 V is used. The Leakage Current and Power is calculated for the given input state and estimated results have been shown in table 2.




Figure 8 shows the transient analysis waveform and DC response




Figure 9. Leakage Current Waveform

Table 2: Results obtained from Transient analysis of Power Gating 6T SRAM Cell

| | | | |
|----------------------|--------------------------|-----------|---------|
| Technology | | GDPK 90nm | |
| Power Supply | | .7 V | |
| Temperature | | 27° C | |
| Run Time | | 100ns | |
| Sizing of Transistor | PMOS (Inverter) | W=120 nm | L=100nm |
| | NMOS (Inverter) | W=120 nm | L=100nm |
| | NMOS (Access Transistor) | W=120 nm | L=100nm |
| | NMOS (Gated Transistor) | W=120nm | L=100nm |
| Leakage Current | | 0.42nA | |
| Leakage Power | | 0.29nW | |

iii. Optimized 6T SRAM Cache Memory Cell (CMC)

The representation of optimized 6T SRAM CMC is presented in diagram.10. Its Schematic includes two Back to Back CMOS inverters and two access transistors, connecting access transistors to the bit-line, bit line bar and word line.




Fig. 10: Schematic of Optimized 6T SRAM CMC

Transient Analysis

Diagram 11 shows TA waveform & DC response of Optimized 6T SRAM CMC. For simulation intention, supply voltage of 0.7 V is used. The Leakage Current and Power is calculated for the given input state and estimated results have been shown in table 3.




Figure 11 shows the transient analysis waveform and DC response




Figure 12. Leakage Current Waveform

Table 2: Resultattained from Transient analysis of Optimized 6T SRAM cache memory Cell

| | | | |
|----------------------|--------------------------|-----------|---------|
| Technology | | GDPK 90nm | |
| Power Supply | | .7 V | |
| Temperature | | 27° C | |
| Run Time | | 100ns | |
| Sizing of Transistor | PMOS (Inverter) | W=200 nm | L=360nm |
| | NMOS (Inverter) | W=200 nm | L=960nm |
| | NMOS (Access Transistor) | W=200 nm | L=720nm |
| Leakage Current | | 0.27nA | |
| Leakage Power | | 0.50nW | |

iv.Optimized Power Gating 6T SRAM Cache Memory Cell

Figure 13 shows the schematic of the Power Gating 6T SRAM Cache Memory Cell. Its systemhave 2 Back to Back CMOS inverters, 2 AT, linkingAT to BL&BL bar & NMOS transistor in ground way of 2 Back to Back CMOS inverters.




Fig. 13: Schematic of Power Gating 6T SRAM Cache Memory Cell

Transient Analysis

Figure 14 shows the transient analysis waveform and DC response of Power Gating 6T SRAM Cell. For the simulation purpose, supply voltage of 0.7 V is used. The Leakage Current and Power is calculated for the given input state and estimated results have been shown in table 2.




Figure 14 transient analysis waveform and DC response




Figure15. Leakage Current Waveform

Table 4: Results obtained from Transient analysis of Power GatingOptimized 6T SRAM Cache Memory Cell

| | | | |
|----------------------|--------------------------|-----------|---------|
| Technology | | GDPK 90nm | |
| Power Supply | | .7 V | |
| Temperature | | 27° C | |
| Run Time | | 100ns | |
| Sizing of Transistor | PMOS (Inverter) | W=200 nm | L=360nm |
| | NMOS (Inverter) | W=200 nm | L=960nm |
| | NMOS (Access Transistor) | W=200 nm | L=720nm |
| | NMOS (Gated Transistor) | W=200nm | L=720nm |
| Leakage Current | | 0.72pA | |
| Leakage Power | | 0.54pW | |

Summary of Results

Later than simulating and analyzing the 6T SRAM Cell, the results comparisons havebeen summarized in table below. Table.5 presents comparison of diverse reduction system in SRAM 6T SRAM Cell.

Table 5: Comparison of leakage ReductionTechniques in 6T SRAM Cell

| | | |
|--------------------------|----------------------|------------------------|
| Leakage Reduction | Leakage Power | Leakage Current |
|--------------------------|----------------------|------------------------|

| Techniques | | |
|--|--------|--------|
| Conventional 6T SRAM cell | 0.59nW | 0.85nA |
| Power Gating 6T SRAM cell | 0.29nW | 0.42nA |
| Optimized 6T SRAM Cache Memory cell | 0.50nW | 0.27nA |
| Optimized Power Gating 6T SRAM Cache Memory Cell | 0.54pW | 0.72pA |

CONCLUSION

Circuit techniques to reduce Leakage in deep sub micron such as Sizing of the transistor and Power Gating has been discussed and applied on conventional 6T SRAM cell for leakage power and Leakage Current reduction and compared with Optimized 6T SRAM cache memory cell and its circuit speed enhances. Out of all the techniques discussed optimized Power Gating has found to be the best as it reduces more leakage comparable to Power Gating. It has originate that in conventional 6T SRAM cell greatest diminution in leakage power & leakage current can be obtained by utilizing circuit system to diminish Leakage in deep sub micron. Optimized Power Gating leakage reduction technique shows large reduction but due to some restrictions in the Power Gating SRAM Cell optimized Cache memory circuit via permitting for different parameters.

REFERENCES

- [1] M. E. Sinangil and A. P. Chandrakasan, "Application-Specific SRAM Design Using Output Prediction to Reduce Bit-Line Switching Activity and Statistically Gated Sense Amplifiers for Up to 1.9 Lower Energy/Access," *IEEE Journal of Solid-State Circuits*, vol. 49, no. 1, pp.107-117, 2014.
- [2] K. Zhang, N. Verma, A. P. Chandrakasan. *Embedded Memories for Nano-Scale VLSIs, Chapter 4: Ultra Low Voltage SRAM Design*. Springer, 2009. [4] G. Pasandi and S. M. Fakhraie, "A new sub-300mv 8T SRAM cell design in 90nm CMOS" in *proc. 17th CSI International Symposium on Computer Architecture and Digital Systems (CADSD)*, 2013, pp. 39-44.
- [3] G. Pasandi and S. M. Fakhraie, "A new sub-300mv 8T SRAM cell design in 90nm CMOS" in *proc. 17th CSI International Symposium on Computer Architecture and Digital Systems (CADSD)*, 2013, pp. 39-44.
- [4] R. Aly and M. Bayoumi, "Low-power cache design using 7T SRAM cell," *IEEE Transactions on Circuits and Systems II: Express Briefs*, vol.54, no. 4, pp.318-322, 2007.
- [5] G. Pasandi, E. Qasemi and S. M. Fakhraie, "A new low-leakage T-Gate based 8T SRAM cell with improved write-ability in 90nm CMOS technology," in *proc. 22nd Iranian Conference on Electrical Engineering (ICEE)*, 2014, pp. 382-386.
- [6] W. R. E. Aly, and M. A. Bayoumi. (2007). "Low-power cache design using 7T SRAM cell." *IEEE Trans. Circ. Sys.* Vol. 54, no. 4.
- [7] S. A. Tawfik, and V. Kursun. , 2008 "Low power and robust 7T dual-Vt SRAM circuit." *Proc. IEEE Int. Symp. Circ. Sys.* , ISCAS 2008, Seattle, W A, USA. pp. 1452-1455.

- [8] W. R. E. Aly, M. I. Faisal, and M. A. Bayoumi. , 2005 "Novel 7T sram cell for low power cache design." Proc. IEEE Int. SOC Conf. SOCC 2005, Herndon, VA, USA.
- [9]. Floyd T., 2006, Digital Fundamentals, *Prentice Hall, ninth edition.*
- [10] Dadoria A. K., Yadav A. S. & Roy C. M., 2013, Comparative Analysis Of Variable N-T SRAM Cells, *International Journal of Advanced Research in Computer Science and Software Engineering, Vol. 3, Issue 4,* pp. 612-619.

