

# FPGA Based design and Implementation of NoC through Multigrained Reconfiguration and Parallel Mapping for multi DSP applications

<sup>1</sup>Rekha sand <sup>2</sup>Dr.A.M.Bhavikatti  
<sup>1</sup>VTU Research Scholar, BELGAVI  
<sup>2</sup>HOD Department of CSE, BKIT Bhalki

Abstract

In the keep going couple of rot, Network on Chip's (NoC) are the ground-breaking chips for fast correspondences relating to 802.11 Ethernet convention which is a should be reconfigurable for fruitful information outline transmission. The current models like coarse grained reconfigurable, ALU group and articulation grain reconfigurable engineering and look-into table utilized in fine grained reconfigurable gadgets requires a great deal of capacity memory, equipment assets, for example, cuts, cell region and cell delay. To handle these issues, Multigrained Reconfiguration and Parallel Mapping Architecture (MRPMA) is proposed and their execution examination parameters are determined. The MRPMA utilizes the four commitments to improve Processing Elements (PE's) tasks: 1) Fast Fourier Transformation (FFT) to perform settled direct numbers toward the design words, 2) Discrete Cosine Transformation (DCT) to investigate the information in the recurrence space, 3) Finite Impulse Response (FIR) for parallel mapping the information and 4) Channel encoder and decoder to encode the information and to ascertain the most limited course from source to destination switch.

**Keywords:** FFT, DCT, FIR, Channel encoder, FPGA, MRPMA, NoC.

## 1. INTRODUCTION

The MRPMA is an effective parallel registering engineering and its consolidates the superior of ASIC for Very Large Scale Integration (VLSI) structure and its usage on the Field Programmable Gate Array (FPAG), The MRPMA is a normally make out of the host controller, a couple of Processing Elements (PE's) and information shared memory. The prevalent vital capacity of MRPMA is the proficiently mapping the circles onto every PE's to streamline the FPGA target gadget assets. There are two vital angles which are enduring the circulated assets in the FPGA, first is that the extensive number of assets required to structure a NoC on FPGA, for example, PE's and register records and second, the current coarse grained reconfigurable engineering (CGRA) principally has three different ways to exchange the information (1) by giving course data to PE's (2) by sharing the registers (3) utilizing the information in shared memory. The three techniques are staggering expense because of high idleness [10]. Giovanni ansaloni.et.al [1] depicted the different approaches to structure and test the building strategies for EGRA dependent on programmable complex cells. In this EGRA Technique we have joined distinctive machine depiction parameter to give a novel interface to structural case: we have researched to get extent of data/information and its usage of settled capacity units. To acquire straight yield, exposed to non-direct topology with this the investigation of different RAC's models. The directed in the extent of the creation of coarse-grained design to give improved help to robotized mapping innovation at the bit dimension of adaptable engineering, which gives a rich Avenue to Research and advancement in Architecture issues [11].

Shouyi yin.et.al [2] proposed and depicted the requirement for settled circle pipeline procedure to upgrade the execution of CGRA dependent on different Architecture parameters it has seen that the settled circle relies upon memory overhead and usage rate: as a result better use rate and decreased memory overhead has been accomplished which prompted. More prominent enhancement in the execution of settled circle engineering from the outcomes we can demonstrate that the by joint relative change and multipipeline blending way to deal with upgrade the parallelism and diminish the memory rely upon to decrease the overhead. Coarse-grained Reconfigurable Architectures (CRAs)

[3], [4] draws extra focus as it tends the taking off emergency and expenses with custom equipment potencies. By the by, where CRAs gangs the benefit of both equipment's proficiency and furthermore the product's adaptability with the lack of satisfactory aggregation innovation of compelling mapping applications (generally circles). For the Reconfigurable ALU Array (RAA) with wide assortments of reconfigurable models, [4] the test of mapping originates from the mannerisms of the structure also in light of the fact that the attributes of the applying. To beat the limits and expand the execution, some mapping sub issues have been tended to inside the writing (e.g., fleeting dividing for steady exhibit measurement and pipeline vectorization for throughput enhancement [5], memory task sharing for confined memory transmission capacity [6], and information setting exchanging for circle conveyed reliance). One of the downside seen as center mapping of embeddings and directing the tasks of a circle body onto the ALU exhibit inside the setting of CRAs is one that still requires a nonstop report.

Rather than FPGAs, the information way width of coarse grained reconfigurable designs CRA's is more than one piece. Sincelast15 years, numerous tasks have been explored and adequately structured procedures where the reconfiguration is coarse-grained and is done inside a processor or in gathering of processors. In such kind of techniques the reconfigurable unit is a particular equipment design which helps as normal reconfiguration as a lot quicker than that of FPGAs. Because of this reality, the realized machine space prompted plan full redone information ways, which are altogether extensive and high in vitality [12]. Fine-grained devices are typically dependent on little look-into tables (LUT) to empower bit-level controls. These gadgets are amazingly adaptable and can be utilized to outline any calculation. By and large fine grained designs are utilized to empower bit dimension controls that make these gadgets amazingly adaptable and suits it to any calculation utilized. In equipment usage, fine grained design's might be wasteful however here for handling input components, it is settled independently for progressively number of clock cycles. At the point when contrasted with fine grained models, the coarse grained structures utilizes size of ALU's to full scale processors measure for building square components. In these coarse grained structures, as appeared in figure-1, the expansive computational components are developed as clusters or like little programmable bits and state machines. This development of CGA requires less setup information and enhances reconfiguration time and furthermore directing assets need lower equipment overhead [13]. The downsides seen in FPGA are disregarded in CGA with the assistance of a guide named as couple of bit wide information ways. With the assistance of silicon multifaceted administrator's proficiency of CGRA is enhanced for vast data courses. The design appeared in figure 1 is a coarse-grained reconfigurable engineering that comprises a variety of preparing components and a directing system. Thus, the steering overhead is avoided which created in view of accumulation of troublesome administrators from bit-level handling models. The coarse grain reconfigurable models likewise have exceptional highlights like, interfacing different bits wide that produces utilization for an individual line and another highlights that features CGRA when contrasted with FPGA is characterizing handling component orders. This extra element drives a worldwide reduction zone utilization for steering. It features the higher granularity and less chopped down zone for strain discussions as extra discussion resources which might be wasteful for quality grained structures. Precedents shows for such resources are time-multiplexed transports or worldwide transports, which join each preparing component [7]. The accompanying three stage philosophy are examined in CGRA. Step1: The dressmaker imagines a general model: a variety of coarse grained handling subtlety (PEs) interconnected by methods for work like network which is encompassed by utilizing information and yield assets and memory squares. This model is designated "engineering mannequin". Step2: The dressmaker records the design demonstrate as a parameterizable portrayal which is classified "structure format". The format plots the granularity, assortment and attitude of PEs, the suitable system interconnections, and the organization of the memory extras. Layouts are adaptable portrayals since they might most likely be changed through altering the value of parameters. Parameters direct specific qualities of the engineering, for example, the quantity of follows and segments (width and top) of the cluster, the amount of to be had reconfiguration settings, the quantity of inside registers inside the PE, and the interconnection network. Step3: A structure occurrence is produced through settling the value of each layout parameter. The CGRA is normally founded on PEA, have controller, setting memory, and information memory, as appeared in Figure 2. The PEA is regularly a 2-D PEA. Every PE comprises of a number-crunching rationale unit (ALU), a few neighborhood registers, and a design register. The capacity of ALUs can be arranged to various word-level tasks of settled point numbers as indicated by the setup words. The interconnection of PEs has various assortments, for example, work, work in

addition to [8], and morphosys topology [9]. The way of setup, CGRA can be partitioned into two classifications: 1) full-reconfigurable CGRA and 2) halfway reconfigurable CGRA. In Coarse grained engineering inputs are sustained starting with one handling component then onto the next preparing component when the yield is in a similar check cycle though in CGRA models just ALU activities are performed. In the PE-level mapping as appeared in figure 3, the circle body is spoken to as articulation trees of small scale tasks. The miniaturized scale activity trees are secured with examples that can be actualized with a solitary design of a PE, delivering PE-level task trees. A PE-level activity is a reflection for an example of small scale tasks that can be executed with one arrangement of a PE like If a progression of ADD and STORE are utilized with beyond what two memory tasks can be actualized with one setup.

## 2. Methodology

The current CGRA results are enduring the full parallelism issues and high equipment use. In view of the writing review examination and their downsides for pipelining and information exchange, we found that the better answer for perform pipelining on MRPMA is adjusted for information reliance exchange from one source to goal switches in a NoC switch. This paper gives the data about the accompanying four commitments.

- The proposed the employments of FFT change to encourage the internal first segment pipelining process for first segment, four PE activity and it will lessen the external circle conveyed reliance.
- From the investigation of equipment highlights of a MRPMA, the execution examination module planned by a DCT is made for the second segment of NoC to enhance the assets on FPGA.
- Using the FIR and channel encoder for the third and fourth segment ways to deal with reliance design for internal settled circle pipelining and the converging of FIR and channel encoder for the two segments can be further enhance the parallelism of numerous pipelines all the while and decrease the memory getting to cost when contrasted with external circles conveys reliance.




Fig.1. Proposed Multigrained parallel mapping reconfigurable architecture

## Background of MRPMA

The MRPMA is for the most part relies upon PE's, controller of host, shared memory and information memory as appeared in Fig.2. All the PE's are two measurements clusters and every PE contains an ALU, inward register and programmable registers. The ALU modules are to design to perform settled or drifting point number as per the IEEE754 standard. The information memory is utilized for putting away the approaching and yield information from every PE's and these PE's are planned with bigger number of register banks to enhance the throughput and productivity and can be determined as pursues

$$\text{Throughput} = \frac{\text{Input frequency} \times \text{Size of input data bits}}{\text{No of clock cycles used for the design}} \text{ and } \text{Efficiency} = \frac{\text{Throughput}}{\text{No of Slices}}$$

For the proposed PE utilization rate is measured the performance of parallelism of pipelining of MRPMA and it can be represented as follows

$$\text{Utilization rate} = \frac{\text{No of operations in the each PE per data}}{\text{Size of input data}}$$

The planned and created multigrained reconfigurable NoC comprises the information ways and control channel for fruitful conveyance of the bundle to the goal. As a rule the NoC is created by utilizing handling components (PE's) for preparing of approaching information. So as to diminish the equipment assets on Field Programmable Gate Array (FPGA), the ALU has been utilized to play out the PE's activities, yet at the same time there is a tradeoff between power utilization and deferral. To improve these parameters MRPMA is proposed, where the ALU supplanted with four numerous tasks, for example, FFT, DCT, FIR and channel encoding to plan a 4x4 NoC switch. The structured switch incorporates arrangement memory, have controller, lines and segment switches which are planned by FFT, DCT, FIR and channel encoding and furthermore shared register records as appeared in Fig.2. The MRPMA understood the every PE in NoC switch to redistribute the information among the all hubs or switches and controller circuit is to examine the all preparing hubs for the execution of typical statement.




Fig.2. Proposed MRPMA Architecture for 4x4 NoC router using FFT, DCT, FIR and channel encoder

In the structured NoC switch, having four sections, the principal segment planned by utilizing FFT, Second segment utilizing DCT, third segment by FIR and last fourth segment planned utilizing channel encoder. Every NoC switch is a mix of the ALU, multiplexer and registers documents. Since the MRPMA built with quick four unique activities, it improved the quantity of clock cycles, deferral and power utilization. The information memory in the Fig.2. is to get the number the information from some other host and afterward it will supply similar information to another host and after that it will supply a similar date to source PE in the NoC for preparing and after that exchange to the goal PE.

1. The accompanying advances are the proposed 4x4 NoC switch to process every section activity utilizing four parallel reconfigurable procedures.
2. The information will be put away in the inward memory for further procedure dependent on the compose and read directions.
3. FFT plays out the ALU all related number-crunching tasks relying upon the control flag created by the control memory unit.
4. The FFT yield transmits to the FIFO for the transmission of the information to the goal PE as appeared in Fig.3.




Fig.3. Proposed MRPMA data transfer routing between SW<sub>1</sub> and SW<sub>16</sub>

$$X(k) = \sum_{n=0}^{N-1} x(n)W_N^{nk} \quad \text{for } 0 \leq k \leq N-1$$

Suppose the received data by data memory supplied to third PE in the second column then the following steps are listed

1. The data will be stored in the internal memory for further process based on the write and read commands.




Fig.4. Proposed MRPMA data transfer routing between SW<sub>6</sub> and SW<sub>11</sub>

2. DCT performs the ALU all associated arithmetic operations depending on the control signal generated by the control memory unit.
3. The FFT output transmits to the FIFO for the transmission of the data to the destination PE as shown in Fig.4.

$$X_k = \sum_{n=0}^{N-1} x_n \cos \left[ \frac{\pi}{N} \left( n + \frac{1}{2} \right) k \right] \quad \text{for } k=0,1,\dots,N-1.$$

Suppose the received data by data memory supplied to first PE in the third column then the following steps are listed

1. The data will be stored in the internal memory for further process based on the write and read commands.



- FIR performs the ALU all associated arithmetic operations depending on the control signal generated by the control memory unit.
- The FFT output transmits to the FIFO for the transmission of the data to the destination PE as shown in Fig.5.

$$y(n) = \sum_{i=0}^N b_i \cdot x(n - i) \quad \text{for } 0 \leq n \leq N$$




Fig.5. Proposed MRPMA data transfer routing between SW<sub>6</sub> and SW<sub>11</sub>

Suppose the received data by data memory supplied to fourth PE in the fourth column then the following steps are listed

- The data will be stored in the internal memory for further process based on the write and read commands.




Fig.6. Proposed MRPMA data transfer routing between SW<sub>12</sub> and SW<sub>5</sub>

- Channel encoder performs the ALU all associated arithmetic operations depending on the control signal generated by the control memory unit.
- The FFT output transmits to the FIFO for the transmission of the data to the destination PE as shown in Fig.6.

$$\text{Channel Capacity, } C = B \log_2 \left( 1 + \frac{p_s}{N_0 B} \right)$$

Where  $p_s$ =transmit power in watts,  
 B=channel bandwidth,  
 $N_0$ =noise power spectral density.

### Results and Discussion

The first column is designed using FFT to obtain the complex operations like floating point numbers and transform the input signal from time domain signal to frequency domain signal for easy and better analysis of the complex data. The real and imaginary data is subjected to filter, both data are performing separately and their results are displayed in the Fig.7.




Fig.7. Simulated results for FFT and filtered output

The second columns of four switches have been operated with DCT with 8 coefficients to perform cosine transformation data as shown in Fig.8. The coefficients are stored in memory of 8 locations and each coefficient is convolution with incoming data to each switch of second column.




Fig.8. Simulation results of DCT and its filtered signals

The third column of Multigrained parallel mapping NoC is designed with FIR with 4 tap operations, the main objective of FIR design in this paper is to calculate the phase of the each switch signal as shown in Fig.9.




Fig.9.FIR design for phase calculation in the third column of 4x4 NoC

Finally the fifth column is designed using channel encoder for phase as well as magnitude calculation. The each switch incoming data is encoded and then transmitted to destination when it is source. If any switch is acting as destination then it is act as a decoder to decode the original data as shown in Fig.10.





Fig.10. Simulated results of channel encoder for fourth column in the 4x4 NoC

The complete design is implemented on Virtex-5 FPGA using Chipscope pro tool and the results are shown in the Fig.11. Totally 8 control signal has been used to select each column operation. The first two control signal for FFT, next two signal for DCT, next two signal for FIR and last two signal for channel encoder as shown in Fig.11.





## Conclusion

The created and planned NoC utilizing MRPMA is promising engineering that will give the rapid of information transmission, superior and high power-productivity item. This paper is presented the some cost elements of deferral on equipment integrated like successive circuits for mapping of various modules on FPGA region. The MRPMA is utilized for count of zone regarding cuts and to limit the postponement and power utilization. The structured 4x4 NoC utilizing MRPMA is a steering chart and that can perform effectively to adjust the pivot and non-turning. This NoC is solely for to acquire high idleness NoC switch. The MRPMA adaptability was abused in this paper to research execution of complex RACs, indicating how they beat more straightforward ones on a lot of implanted framework benchmarks; its help of heterogeneous cells is instrumental in creating examples mapping entire computational pieces; at long last, its capacity to instantiate numerous memory types gives bits of knowledge on tradeoffs in actualizing stockpiling prerequisites.

## References:

- [1] G. Ansaloni, P. Bonzini, and L. Pozzi, "Design and architectural exploration of expression-grained reconfigurable arrays," in *Proc. 6th Symp. Appl. Specific Process.*, Anaheim, CA, Jun. 2008, pp. 26–33.
- [2] Shouyi Yin, Xinhan Lin, Leibo Liu, Shaojun Wei, "Exploiting Parallelism of Imperfect Nested Loops on Coarse-Grained Reconfigurable Architectures", *IEEE Transactions on Parallel & Distributed Systems*, vol. 27, no. , pp. 3199-3213, Nov. 2016.
- [3] R. Hartenstein, H. Grünbacher (Editors): *The Roadmap to Reconfigurable computing Proc.FPL2000*, Aug. 27-30,2000; LNCS, Springer-Verlag 2000
- [4] A dynamically reconfigurable system-on-a-chip architecture for future mobile digital signal processing (1999) by Ahmad Alsolaim , Jürgen Becker European signal processing conference.
- [5] A. Bindra. Reconfigurable architectures chart a new course for DSPs. *Electronic Design*, pages 46–52, August 5 2002.
- [6] R. Hartenstein. A decade of reconfigurable computing: A visionary retrospective. In *Proc. DATE*, pages 642–649, 2001.
- [7] K. Compton, *Architecture Generation of Customized Reconfigurable Hardware*, Ph.D. Thesis, Northwestern University, Dept. of ECE, 2003.

- [8] B. Mei, S. Vernalde, D. Verkest, H. De Man, and R. Lauwereins, "ADRES: An architecture with tightly coupled VLIW processor and coarse-grained reconfigurable matrix," in *Field Programmable Logic and Application*. Berlin, Germany: Springer-Verlag, 2003, pp. 61–70.
- [9] F. Bouwens, M. Berekovic, B. De Sutter, and G. Gaydadjiev, "Architecture enhancements for the ADRES coarse-grained reconfigurable array," in *High Performance Embedded Architectures and Compilers*. Berlin, Germany: Springer-Verlag, 2008, pp. 66–81.
- [10] Ricardo Ferreira. Et.al, "An FPGA-based Heterogeneous Coarse-Grained Dynamically Reconfigurable Architecture", *CASES'11*, October 9–14, 2011, Taipei, Taiwan. Pp195-204, 2011 ACM 978-1-4503-0713-0/11/10
- [11] Shuang Liang.et.al, "A Coarse-Grained Reconfigurable Architecture for Compute-Intensive MapReduce Acceleration", 10.1109/LCA.2015.2458318, IEEE Computer Architecture Letters, 1556-6056 (c) 2015 IEEE
- [12] Vuk Vranjkovi.et.al, "Coarse-grained Reconfigurable Hardware Accelerator of Machine Learning Classifiers", IWEEIP 2016, 978-1-4673-9555-7/16, IEEE-2016.
- [13] Amit Kulkarni.et.al, "A fully parameterized Virtual Coarse Grained Reconfigurable Array for High Performance Computing Applications", 2016 IEEE International Parallel and Distributed Processing Symposium Workshops, 978-1-5090-3682-0/16, 10.1109/IPDPSW.2016.13

