

ANALYSIS OF RADIX-4 FFT BY CORDIC ALGORITHM

Nitesh Kumar Sharma ¹, Dr. Shanti Rathore ² and Dr. M.R. Khan

^{1,2}Department of Electronics and Communication Engineering Dr. C.V. Raman University Bilaspur, India

³Government Engineering College Jagdalpur, India

Abstract —The Coordinate Rotation computerized computer (CORDIC) is known as digit by digit strategy and volder's calculation, this paper dependent on the usage of the Fourier area to speed up the processor. So Fast Fourier Transform (FFT) is the base of speed and diminished the multifaceted nature of an equipment.

Keywords—CORDIC, FFT, FPGA, Matlab, Trigonometry

INTRODUCTION

The root plans considered for proposed configuration are ones referenced in [1], [2]. The proposed design is constructed supplanting complex rotators with CORDIC obstructs at required positions, which are fit for planning the contributions to whole 2π edge. The plan is a feed forward design which takes 4 contributions for each clock cycle. The quantity of yields is likewise 4 for each clock cycle. The minor rotators, which turn by edges that are products of $\pi/2$, are supplanted with basic squares comprising of inverters that transform contributions as indicated by the given edge. As the proposed engineering depends on the feed-forward compositional plan utilizing radix-4 FFT, for completing 16-point complex FFT, it requires 4 phases. The structural plan of the proposed design. Subsonic explosions are created by low explosives through a slower burning method referred to as deflagration.

LITRATURE REVIEW

The facilitate rotational computerized PC (CORDIC) calculation is a notable equipment proficient iterative calculation for the calculation of basic number juggling capacities, for example, geometrical, hyperbolic, exponential, and logarithmic tasks [3]. The CORDIC calculation can also on be applied to the turn based number juggling capacities, for example, quick Fourier change (FFT) [4], QRD-RLS sifting [5], [6], eigenvalue decay (EVD) [9], and solitary worth disintegration (SVD) [8]. The fundamental CORDIC calculation is completed distinctly by a succession of move and-include activities. In spite of its straightforwardness, it experiences the burden of enormous number of cycles, which obstructs the speed execution in pragmatic usage. The major computational time is to lessen the convey spread deferral in each emphasis. A Radix-2 excess marked digit adders (SDAs) are utilized to ease the natural convey delay [8]. Another answer for take care of such an issue is to decrease the emphasis number. A few methodologies depend on this idea. For instance, a table lookup-based plan was proposed in [2]. It utilizes the basic edge recoding to quicken the union pace of the pivot point. The higher radix number portrayal, e.g., a Radix-4 and extremely high radix calculations, is additionally devoted to decrease the emphasis numbers [10], [11], [12], [13]. In [15], the creators proposed the structure idea of the expand basic edge set (EEAS) -based CORDIC calculation. It characterizes and stretches out the basic point set to lessen the quantity of cycle essentially. They additionally proposed the plans to decide the ideal cycle quantities of turn and scaling activity under a fixed-number emphasis.

Contrasted and existing CORDIC approaches, the EEAS-CORDIC can achieve the same performance however with a lot littler cycle number. The fixed-point property of the EEAS-CORDIC is likewise investigated in [30].

PROPOSED METHODOLOGY

Quick Fourier Transform (FFT) is one of the most broadly utilized calculations in the field of advanced sign handling (DSP, for example, to figure the discrete Fourier change (DFT) proficiently, separating, unearthly investigation, and so forth. Numerous correspondence frameworks, for example, symmetrical recurrence division multiplexing (OFDM), computerized video broadcasting, and so forth utilize FFT centers in them [22] and [24]. Techniques in structuring DSP frameworks, for example, collapsing, pipelining have consistently improved execution of the frameworks as far as region of equipment, inactivity, recurrence, and so on. To decide the control circuits deliberately in DSP designs, the collapsing change is utilized. In collapsing, time multiplexing of various calculation tasks to a solitary useful unit is finished. Along these lines, in any DSP design, collapsing gives a way to exchanging time for region. When all is said in done, collapsing can be utilized to diminish the quantity of equipment useful units by a factor of N to the detriment of expanding the calculation time by a factor of N [25]. To maintain a strategic distance from abundance measure of registers utilized in these structures that happen while collapsing, there are strategies that figure the base number of registers expected to actualize a collapsed DSP design. These strategies additionally help in portion of information in these registers. Pipelining change in DSP structures diminishes basic way, which can be favorable to sequenced to

either diminish the force utilization or to upgrade the example recurrence or clock speed. By presenting the pipelining locks along the information way, basic way specifically, pipelining strategy diminishes the viable basic way. This procedure has been utilized in zones, for example, compiler blend and engineering plan [25].

RESULT ANALYSIS

The proposed engineering is intended for FPGAs utilizing Xilinx ISE. The group of FPGA picked is Virtex-5 and the gadget picked is XC5VSX240T-2FF1738. The proposed engineering is actualized for 16 contributions with a word length of 16 pieces. All data sources and yields are spoken to by marked 2^s 's supplement number framework. Below Table shows the gadget use rundown of the proposed engineering on the planned FPGA.

Table 1 Set of Angle as Input for different Stages Input

Clock	2 nd Internal Architecture	Initial Internal Architecture	1 st Internal Architecture
1	0	0	0
2	$\pi/4$	$\pi/8$	$3\pi/4$
3	$\pi/2$	$\pi/4$	$3\pi/4$
4	$3\pi/4$	$3\pi/4$	$9\pi/4$

CONCLUSION

This paper has announced multiplier-less design for radix-22 16-point 4-equal complex FFT center. The calculation that is considered for planning this is CORDIC. The engineering is structured utilizing pipelining in this way expanding the extent of their pertinence. The gadget utilized for FPGA usage is XC5VSX240T-2FF1738. The innovation utilized for ASIC is 180 nm. The ASIC configuration is consistent with its FPGA partners hence indicating better degree in numerous applications.

REFERENCES

1. Mario Garrido, J. Grajal, M. A. Sánchez, and Oscar Gustafsson, "Pipelined Radix-2k Feedforward FFT Architectures," IEEE Trans. VLSI Syst., vol. 21, no. 1, Jan. 2013 pp. 23–32.

2. Manohar Ayinala, Michael Brown, and Keshab K. Parhi, "Pipelined Parallel FFT Architectures via Folding Transformation," *IEEE Trans. VLSI Syst.*, vol. 20, no. 6, Jun. 2012, pp. 1068–1080.
3. J.E.Volder, "The CORDIC Trigonometric Computing Technique" *IRE Trans. Electron. Computers*, vol. EC-8, Sept 1959, pp. 330-334.
4. A.M. Despain, "Fourier transform computers using CORDIC iterations," *IEEE Trans. Comput.*, vol. 23, no. 10, pp. 993–1001, Oct. 1974.
5. M. Jun, K. K. Parhi, and E. F. Deprettere, "Annihilation-reordering lookahead pipelined CORDIC-based RLS adaptive filters and their application to adaptive beamforming," *IEEE Trans. Signal Process.*, vol. 48, no.8, pp. 2414–2431, Aug. 2000.
6. G. Lijun and K. K. Parhi, "Hierarchical pipelining and folding of QRD-RLS adaptive filters and its application to digital beamforming," *IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process.*, vol. 47, no.12, pp. 1503–1519, Dec. 2000.
7. M. D. Ercegovic and T. Lang, "Redundant and on-line CORDIC: Application to matrix triangularization and SVD," *IEEE Trans. Comput.*, vol. 39, no. 6, pp. 725–740, Jun. 1990.
8. J. M. Muller, *Elementary Functions: Algorithms and Implementations*. Cambridge, MA: Birkhauser, 1997.
9. E. Antelo, T. Lang, and J. D. Bruguera, "Very-high radix circular CORDIC: Vectoring and unified rotation/vectoring," *IEEE Trans. Comput.*, vol. 49, no. 7, pp. 727–739, Jul. 2000
10. E. Antelo, J. Villalba, D. Bruguera, and E. Zapata, "High performance rotation architectures based on the radix CORDIC algorithm," *IEEE Trans. Comput.*, vol. 46, no. 8, pp. 855–870, Aug. 1997.
11. A.P. Chandrakasan, S. Sheng, and R. W. Brodersen, "Low power CMOS digital design," *IEEE J. Solid-State Circuits*, vol. 27, no. 4, pp. 473–484, Apr. 1992.
12. Barozzi, Sara, et al. "Filtering images extracted from social media in the response phase of emergency events." 16th Conference on Information Systems for Crisis Response and Management. 2019.
13. Parmar, Yashrajsinh, and K. Sridharan. "A Resource-Efficient Multiplierless Systolic Array Architecture for Convolutions in Deep Networks." *IEEE Transactions on Circuits and Systems II: Express Briefs* 2019.
14. Gurantz, Itzhak, Yoav Goldenberg, and Sree A. Raghavan. "Demodulator for consumer uses." U.S. Patent No.5, Aug. 1996, pp.550, 869.
15. C. S. Wu, A. Y. Wu, and C. H. Lin, "A high-performance/low-latency vector rotational CORDIC architecture based on extended elementary angle set and trellis-based searching schemes," *IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process.*, vol. 50, no. 9, pp. 589–601, Sep.2003.
16. Wang, Sicong, Zhiping Wen, and Lixin Yu. "High-performance fault-tolerant CORDIC processor for space usage." 2006 1st International Symposium on Systems and Control in Aerospace and

- Astronautics. IEEE, 2006.
17. Huang, Yi, Zhi-Qian Yang, and Li-Jun Guo. "Usage of CORDIC algorithm in processing of tethered pose of aerostat radar [J]." Journal of Hefei University of Technology (Natural Science) 11 (2010).
 18. Hore, Alain, and Djemel Ziou. "Image quality metrics: PSNR vs. SSIM." Twentieth International Conference on Pattern Recognition. IEEE, 2010.
 19. Zhang, Lin, Lei Zhang, and Xuanqin Mou. "RFSIM: A feature based image quality assessment metric using Riesz transforms." International Conference on Image Processing. IEEE, 2010.
 20. Zhang, Lin, et al. "FSIM: A feature similarity index for image quality assessment." IEEE transactions on Image Processing Aug. 2011 pp. 2378-2386.
 21. J. S. Walther, "A unified algorithm for elementary functions," Spring Joint Computer Conf., 1971, pp. 379-385.
 22. S. F. Hsiao, Y. H. Hu and T. B. Juang, "A Memory Efficient and High Speed Sine/Cosine Generator Based on Parallel CORDIC Rotations," IEEE Signal Processing Letters, vol. 11, No.2, Feb-2004, pp. 152-155.
 23. Aarti Ranji, Nashrah Fatima, Paresh Rawat "Area efficient VLSI architecture for DCT using modified CORDIC algorithm" International Conference on Emerging Technological Trends 2016.
 24. N Prasad, Ayas Kanta Swain, K. K. Mahapatra "Design and error analysis of a scale free CORDIC unit with corrected scale factor" Asia Pacific Conference on Postgraduate Research in Microelectronics and Electronics, 2012.
 25. Abhishek Mankar, N Prasad, Ansuman Dipti Sankar Das, Sukadev Meher. " Multiplierless VLSI architectures for radix-2 folded pipelined complex FFT core " International Journal of Circuit Theory and Applications, 2015.
 26. Baozhou Zhu, Yuanwu Lei, Yuanxi Peng, Tingting He. "Low Latency and Low Error Floating-Point Sine/Cosine Function Based TCORDIC Algorithm" IEEE Transactions on Circuits and Systems I: Regular Papers, 2017.
 27. N. Takagi, T. Asada, and S. Yajima, "Redundant CORDIC methods with a constant scale factor for sine and cosine computation," IEEE Trans. Computers, vol. 40, Sept 1991, pp.989-995.
 28. K. Maharatna and S. Banerjee, "A VLSI array architecture for hough transform," Pattern Recognit., vol. 34, 2001, pp. 1503-1512.
 29. K. Maharatna, A. S. Dhar, and S. Banerjee, "A VLSI array architecture for realization of DFT, DHT, DCT and DST," Signal Process., vol. 81, 3-1822.
 30. Y.H. Hu and H. M. Chern, "VLSI CORDIC array structure implementation of Toeplitz eigensystem solvers," in Proc. IEEE Int. Conf. Acoust. Speech, Signal Processing, NM, 1990, pp. 1575-1578.
 31. Pramod K. Meher, Javier Walls, Tso-Bing Juang, K. Sridharan, Koushik Maharatna, "50 Years of CORDIC: Algorithms, Architectures and Usage," IEEE Transactions on Circuits and Systems-I: Regular Papers, Vol. 56, No.9, Sept. 2009, pp. 1893-1907.

32. C. S. Wu and A. Y. Wu, "Modified vector rotational CORDIC (MVR-CORDIC) algorithm and architecture," *IEEE Trans. Circuits Syst. II*, vol.48, June 2001 pp. 548-561.
33. Cheng-Shing Wu, An-Yeu Wu and Chih-Hsiu Lin, "A High- Performance/Low-Latency Vector Rotational CORDIC Architecture Based on Extended Elementary Angle Set and Trellis-Based Searching Schemes," *IEEE Transactions on Circuits and Systems II : Analog and Digital Signal Processing*, Vol.50, No.9, Sept. 2003, pp.589-601.
34. Y. H. Hu and S. Naganathan, "An angle recoding method for CORDIC algorithm implementation," *IEEE Trans. Computers*, vol. 42, Jan. 1993, pp. 99–102.
35. K. Maharatna, S. Banerjee, E. Grass, M. Krstic, and A. Troya, "Modified virtually scaling-free adaptive CORDIC rotator algorithm and architecture," *IEEE Trans. Circuits Syst. Video Technol.*, vol. 15, no. 11, Nov. 2005, pp. 1463-1474.
36. K. Maharatna, A. Troya, S. Banerjee, and E. Grass, "Virtually scaling free adaptive CORDIC rotator," *IEE Proc.-Comp. Dig. Tech.*, vol.-151, no.6, Nov.2004, pp. 448-456.
37. Leena Vachhani, K. Sridharan and Pramod K. Meher, "Efficient CORDIC Algorithms and Architectures for Low Area and High Throughput Implementation," *IEEE Transactions on Circuit and Systems-II*, vol. 56, No. 1, January 2009, pp.61-65.
38. F.J. Jaime, M. A. Sanchez, J. Hormigo, J. Villalba and E. L. Zapata, "Enhanced scaling-free CORDIC," *IEEE Trans. Circuits and Systems-I: Regular Papers*, vol.57, No.7, July 2010 pp. 1654-1662.
39. Supriya Aggarwal, P.K Meher and K. Khare "Area-Time Efficient Scaling-Free CORDIC Using Generalized Micro-Rotation Selection," *IEEE Transactions on Very Large Scale Integration (VLSI) Systems*, Vol.20, No.8, August 2012, pp.1542-1546.
40. Matteo Causo, Ting an and Alves de Barros Naviner "Parallel scaling-free and area-time efficient CORDIC Algorithm," *19th IEEE International Conference on Electronics, Circuits and Systems*, 2012, pp.149-152.
41. Supriya Aggarwal, K. Khare, "Hardware Efficient Architecture for Generating Sine/Cosine Waves," *25th International Conference on VLSI Design 2012*.
42. S. Aggarwal, P.K Meher and K. Khare, "Scale-Free Hyperbolic CORDIC Processor and Its Usage to Waveform Generation," *IEEE Transactions on Circuits and Systems-I*, vol.60, No.2, 2013, pp.314-326.
43. J. Vankka, "Digital Synthesizers and Transmitters for Software Radio," Dordrecht, Netherlands. Springer: 2005.
44. Maher Jridi and Ayman Alfalou. "Direct Digital Frequency Synthesizer with CORDIC Algorithm and Taylor Series Approximation for Digital Receivers," *European Journal of Scientific Research*, Euro Journals, vol 30 (4), 2009, pp.542-553.