# Performance Analysis of FTISEN in Faulty and Non-Faulty Conditions 

${ }^{1}$ Shobha Arya, ${ }^{2}$ Nipur Singh<br>${ }^{1}$ Research Scholar, ${ }^{2}$ Professor<br>${ }^{1}$ Department of Computer Science,<br>${ }^{1}$ Gurukul Kangri Vishwavidyalaya, Haridwar, India


#### Abstract

Multistage Interconnection Networks (MINs) are most proficient interconnection networks (INs); they are broadly used in broadband switching technology and for multiprocessor systems. With the development of parallel processing, the MIN has turned into a hotspot of this field. The irregular MINs are more reliable and fault-tolerant networks which provide more disjoint paths, rerouting capabilities against faults. Fault tolerance is the critical issue of MINs. In this paper, a new fault-tolerant irregular MIN named Fault Tolerant Irregular Shuffle Exchange Network (FTISEN) is proposed. The FTISEN has full access capability and dynamic rerouting property under any switch failure. It provides better fault-tolerance by providing more paths between any source-destination pair as compared to existing MIN (Irregular Augmented Shuffle Exchange Network-4).


## Keywords - Multistage Interconnection Networks (MIN); rerouting; fault tolerance;

## I. Introduction

Fault-tolerance is the most dominant issue in the design of MINs for large-scale multiprocessor systems [2]. It is the ability to perform in presence of failure of components [3]. The proficiency of MINs is it organizes communication in connecting processors and memory modules. The MINs are a noteworthy class of indirect switching networks. The example of interconnection might be uniform or non-uniform that classifies the MINs to be regular, irregular and hybrid individually[12]. Full access property of MINs enables the request or data from any input to be transmitted to any output in one pass through the network.
The greater part of the dialog in MIN configuration is focused towards fault-tolerant capacity of the network. The essential thought for the adaptation to the internal failure of the MIN [4],[5],[6] is to make alternate paths between all source-destination pairs, with the goal that alternate paths can be utilized, when any switch gets failed/occupied.
The switch or link faults may cause the failure of MINs that ends in an unbalanced traffic load. To avoid this, high faulttolerance and reliable MIN is needed. Several research works have been done to enhance the fault-tolerant ability of MIN with the sole objective of increasing the redundant (or alternate) and disjoint paths. Different MIN topologies and their structure, exchanging topology, and downsides are depicted in [8]. Disjoint paths [9] are repetitive ways that don't have any node (or switching element) in common other than the source and destination. Disjoint paths enhance the performance and reliability of MINs. While redundant (or alternate) paths are multiple paths between any source-destination pair [9].
To avoid performance degradation and to route multiple communication tasks together, a network designer has to choose a suitable fault-tolerant and highly reliable MIN architecture [8]. To design a high fault-tolerant dynamic MIN, it is necessary to:
(i) provide more disjoint paths
(ii)provide an effective dynamic rerouting algorithm
(iii)have fault tolerance towards switching elements (SEs) failures
(iv)decrease collision rate with the help of routing and rerouting strategy
(v) have effective use of accessibility paths.
(vi)have an architecture that is highly reliable and fault tolerant [8]

According to the reported researches and literature there is very limited fault tolerance comparison works of irregular MINs architecture [1][8][9][10][11][12][13].
In this paper, we are focusing on existing irregular MIN named as Irregular Augmented Shuffle Exchange Network-4 (IASEN4). The main drawback of IASEN-4 is less alternate paths between any source-destination pair with less accessibility [1] in nonfaulty (when there is no faulty node in each stage) and faulty (when a faulty node exists in one or more stages) cases. Therefore, we proposed Fault Tolerant Irregular Shuffle Exchange Network (FTISEN) to resolve this issue. FTISEN is more fault tolerant and it provides more alternate paths in faulty and non-faulty cases.
This paper addresses the issue of fault-tolerance and improves the performance of the proposed network by reducing the count of stages and appending direct links in the proposed new irregular fault-tolerant FTISEN. The structure of the existing Irregular Augmented Shuffle Exchange Network-4 (IASEN-4) [1] is mentioned in Section 2. Section 3 exhibits the structure, redundancy graph and routing scheme of the proposed MIN. Performance evaluation parameters of existing and proposed MINs are discussed in section 4. Results and comparison analysis of the proposed MIN with existing MIN is presented in section 5. Finally, section 6 summarizes the conclusion of the paper.

## II. STRUCTURE OF THE EXISTING NETWORK

In this paper, the structure of existing IASEN-4 is discussed below.

## Irregular Augmented Shuffle Exchange Network-4 (IASEN-4)

The IASEN-4 [1] is an irregular multistage interconnection with $\mathrm{N} \times \mathrm{N}$ size and $\left(\log _{2} \mathrm{~N} / 2\right)$ number of stages. The stage 0 and last stages consist of $\mathrm{N} / 2$ switching elements (SE) while each middle stage consists of the (N/4) number of SEs. The IASEN-4 has N sources and N destinations, which are associated, with N multiplexers (MUX) and N demultiplexers (DEMUX) respectively. The
size of each SE of stage 0 , middle stage and last stage is $2 \times 3,4 \times 2$, and $2 \times 2$ respectively. The size of each multiplexer (MUX) and demultiplexer (DEMUX) is $4 \times 1$ and $1 \times 4$ respectively. In the first stage, each switching element (SE) is attached with two multiplexers of size $4 \times 1$ and in the last stage; two demultiplexers of size $1 \times 4$ are connected with each SE. The $16 \times 16$ network size IASEN-4 is mentioned in Figure 1[1].


Figure 1. Irregular Augmented Shuffle Exchange Network-4 (IASEN-4) [1]
Before moving to next section, let us have a look on the symbols which are used throughout the paper. Table I demonstrates the different symbols and their significance which are used in the paper.

Table I: Symbols with their meanings

| Symbol | Meaning | Symbol | Meaning |
| :---: | :---: | :---: | :---: |
| $\mathrm{PSE}_{0}$ | Primary SE of stage 0 | $\mathrm{D}_{\mathrm{n}}$ | Number of destinations |
| $\mathrm{FSE}_{0}$ | First alternate SE of stage 0 | $\mathrm{S}_{\mathrm{t}}$ | Number of stages |
| $\mathrm{SSE}_{0}$ | Second alternate SE of stage 0 | $\mathrm{BW}_{\text {IASEN-4 }}$ | Bandwidth of IASEN-4 |
| $\mathrm{TSE}_{0}$ | Third alternate SE of stage 0 | $\mathrm{BW}_{\text {FTISEN }}$ | Bandwidth of FTISEN |
| $\mathrm{PSE}_{1}$ | Primary SE of stage 1 | $\mathrm{PA}_{\text {IASEN-4 }}$ | Probability of acceptance of IASEN-4 |
| FSE 1 | First alternate SE of stage 1 | PA ftisen | Probability of acceptance of FTISEN |
| $\mathrm{SSE}_{1}$ | Second alternate SE of stage 1 | $\mathrm{TP}_{\text {IASEN-4 }}$ | Throughput of IASEN-4 in non-faulty condition |
| TSE ${ }_{1}$ | Third alternate SE of stage 1 | TP ${ }_{\text {IASEN-4_SF }}$ | Throughput of IASEN-4 in single fault condition |
| $\mathrm{PSE}_{2}$ | Primary SE of stage 2 | $\mathrm{TP}_{\text {Ftisen }}$ | Throughput of FTISEN in non-faulty condition |
| $\mathrm{FSE}_{2}$ | First alternate SE of stage 2 | $\mathrm{TP}_{\text {FTISEN_SF }}$ | Throughput of FTISEN in single fault condition |
| $\mathrm{PSE}_{\mathrm{k}}$ | Primary SE of stage k where $\mathrm{k}=2$ to ( $\mathrm{n}-3$ ), when $n>4$ | PU IASEN | Processor Utilization of IASEN-4 in non-faulty condition |
| $\mathrm{FSE}_{\mathrm{k}}$ | First alternate SE of stage $k$ where $k=2$ to ( $n-3$ ), when $n>4$ | $\mathrm{PU}_{\text {IASEN-4_SF }}$ | Processor Utilization of IASEN-4 in single fault condition |
| $\operatorname{PSE}_{(\mathrm{n}-2)}$ | Primary SE of stage ( $\mathrm{n}-2$ ) | PU FTISEN | Processor Utilization of FTISEN in non-faulty condition |
| $\mathrm{FSE}_{(\mathrm{n}-2)}$ | First alternate SE of stage (n-2) | PU FTIISEN _SF | Processor Utilization of FTISEN in single fault condition |
| $\mathrm{T}_{\mathrm{NF}}$ | Data Transmission Time in non-faulty | $\mathrm{PP}_{\text {IASEN-4 }}$ | Processing Power of IASEN-4 in non-faulty |


|  | condition |  | condition |
| :---: | :---: | :---: | :---: |
| $\mathrm{T}_{\mathrm{SF}}$ | Data Transmission Time in faulty condition | $\mathrm{PP}_{\text {IASEN-4_SF }}$ | Processing Power of IASEN-4 in single fault <br> condition |
| $\mathrm{N}_{\mathrm{n}}$ | Number of nodes including source and <br> destination | $\mathrm{PP}_{\text {FTISEN }}$ | Processing Power of FTISEN in non-faulty <br> condition |
| $\mathrm{T}_{\mathrm{r}}$ | Routing Time between two nodes (either SE or <br> source or destination) | $\mathrm{PP}_{\text {FTISEN_SF }}$ | Processing Power of FTISEN in single fault <br> condition |
| $\mathrm{N}_{\mathrm{dp}}$ | Total number of generated data packets on a <br> source node |  |  |

## III. Proposed Multistage Interconnection Network: FTISEN

### 3.1 Structure of Proposed Multistage Interconnection Network

The Fault Tolerant Irregular Shuffle Exchange Network (FTISEN) is a modified IASEN-4 with N $\times N$ network size. FTISEN has N sources and N destinations, which are connected, with N MUX and N DEMUX respectively. It is an irregular MIN having $\left[\left(\log _{2} \mathrm{~N}\right)-1\right]$ number of stages. These stages have range from 0 to $(\mathrm{n}-2)$, where $\mathrm{n}=\log _{2} \mathrm{~N}$. Stage 0 and last stage consist of (N/2) number of SEs. The number of middle stages (m) is ( $\mathrm{n}-3$ ). Each middle stage (m) consists of N/4 number of switching elements. A $16 \times 16$ network size FTISEN is mentioned in Figure 2.


Figure 2. Fault Tolerant Irregular Shuffle Exchange Network (FTISEN)
The SE of first and last stage is represented as $\mathrm{j}_{0}$ and $\mathrm{j}_{(\mathrm{n}-2)}$ respectively where, $\mathrm{j}=0,2, . .(\mathrm{N} / 2-1)$. The SEs of middle stages (m) are represented as $\mathrm{k}_{\mathrm{m}}$, where $\mathrm{k}=0$ to $((\mathrm{N} / 4)-1)$. The size of each SE in the stage 0 , stage 1 and stages ( 2 to ( $\left.\mathrm{n}-2\right)$ ) is $2 \times 5,8 \times 2$, and $2 \times 2$ respectively.

Each MUX and DEMUX has size $4 \times 1$ and $1 \times 4$ respectively. Each SE of first stage is associated with two multiplexers while the two demultiplexers are associated with each SE in last stage.

FTISEN is a dynamically re-routable irregular MIN, which provides multiple paths of varying lengths between a given source to given destination. The Link connection pattern from source to destination is as follows:
(1) Link Connections at Source:

Each source is connected with four multiplexers (MUX) as follows:
(i) For each source $\mathrm{S}_{\mathrm{i}}$, where $\mathrm{i}=0$ to $((\mathrm{N} / 4)-1)$
(a) First link connects to MUX (i)
(b) Second link connects to MUX (i+(N/4))
(c) Third link connects to MUX (i+(N/2))
(d) Fourth link connects to MUX (i+(3N/4))
(ii) For each source $\mathrm{S}_{\mathrm{i}}$ where $\mathrm{i}=(\mathrm{N} / 4)$ to((N/2)-1)
(a) First link connects to MUX (i)
(b) Second link connects to MUX (i+(N/4))
(c) Third link connects to MUX (i+(N/2))
(d) Fourth link connects to MUX (i-(N/4))
(iii) For each source $\mathrm{S}_{\mathrm{i}}$ where $\mathrm{i}=\mathrm{N} / 2$ to ((3N/4)-1)
(a) First link connects to MUX (i)
(b) Second link connects to MUX (i+(N/4))
(c) Third link connects to MUX (i-(N/2))
(d) Fourth link connects to MUX (i-(N/4))
(iv) For each source $\mathrm{S}_{\mathrm{i}}$ where $\mathrm{i}=(3 \mathrm{~N} / 4)$ to $(\mathrm{N}-1)$
(a) First link connects to MUX (i)
(b)Second link connects to MUX (i-(3N/4))
(c) Third link connects to MUX (i-(N/2))
(d)Fourth link connects to MUX (i-(N/4))

## (2) Link Connections at Multiplexers:

The FTISEN consists of N number of multiplexers (MUX) with size $4 \times 1$, range from 0 to ( $\mathrm{N}-1$ ). Each switch $\mathrm{j}_{0}$, where $\mathrm{j}=0$ to $\mathrm{N} / 2-1$, in stage 0 is connected with two MUX with following steps:
(a) First link connects to MUX (2j)
(b) Second link connects to MUX $(2 \mathrm{j}+1)$

## (3) Link Connections at stage 0:

Each SE in the stage 0 is connected with four SEs of stage 1 . We assume that the total number SEs in stage 0 are divided into $\mathrm{N} / 16$ groups $\left(\mathrm{P}_{\mathrm{q}}\right)$, where $\mathrm{q}=0$ to $(\mathrm{N} / 16)-1$. Each group $\left(\mathrm{P}_{\mathrm{q}}\right)$ consists of 8 SEs. Each SE of group $\left(\mathrm{P}_{\mathrm{q}}\right)$ has 5 output links. Their output connection links are as follows:

The $\mathrm{SE} \mathrm{j}_{0}$ of stage 0 is connected with 5 output links:
(a)First link connects to $\mathrm{SE} \mathrm{j}_{\mathrm{n}-2}$ of last stage
(b)Second link connects to $\operatorname{SE}(4 q)_{1}$ of stage 1
(c)Third link connects to $\mathrm{SE}(4 \mathrm{q}+1)_{1}$ of stage 1
(d)Fourth link connects to $\operatorname{SE}(4 q+2)_{1}$ of stage 1
(e)Fifth link connects to $\mathrm{SE}(4 \mathrm{q}+3)_{1}$ of stage 1

## (4) Link Connections from Middle stages:

On the basis of network size, we considered two cases for output link connections of middle stages:
(1)When Network size $\mathrm{N}=16$, and
(2) When Network size $\mathrm{N}>16$

Case 1 In first case when network size $\mathrm{N}=16$, then there is only one middle stage ( m ). There are $\mathrm{N} / 4$ switches in stage 1. It is assumed that there are $\mathrm{N} / 8$ groups $\left(\mathrm{P}_{\mathrm{r}}\right)$ in the stage 1 , where $\mathrm{r}=0$ to ( $\mathrm{N} / 8-1$ ). Each group consists of two switching elements. Each switching element (SE) of group $\left(\mathrm{P}_{\mathrm{r}}\right)$ has two output links. These output connection links are as follows:
(i) The $\mathrm{SE}(\mathrm{k}=2 \mathrm{r})_{1}$ of stage 1 has 2 output links:
(a) First link connects to $\mathrm{SE}(4 \mathrm{r}+2)_{\mathrm{m}+1}$ of last stage
(b) Second link connects to switch $(4 \mathrm{r}+3)_{\mathrm{m}+1}$ of last stage
(ii) Switch $(\mathrm{k}=2 \mathrm{r}+1)_{1}$ of stage 1 has 2 output links:
(a) First link connects to switch $(4 \mathrm{r})_{\mathrm{m}+1}$ of last stage
(b)Second link connects to switch $(4 \mathrm{r}+1)_{\mathrm{m}+1}$ of last stage

Case 2 In second case when network size $N>16$, then there are ( $n-3$ ) number of middle stages ( $m$ ), ranges from $m=1$ to $(\mathrm{n}-3)$. It is assumed that there are N/8 number of groups $\left(\mathrm{P}_{\mathrm{r}}\right)$ of switches in each middle stage, where $\mathrm{r}=0$ to (N/8-1). In addition, each group ( $\mathrm{P}_{\mathrm{r}}$ ) consists of two switches named as 2 r and $(2 \mathrm{r}+1)$, where $\mathrm{r}=0$ to ( $\mathrm{N} / 8-1$ ). There are two steps for the link connections of switches in stages $(m=1$ to $(\mathrm{n}-4))$ are as follows:
A. In first step, there are $\mathrm{m}=1$ to ( $\mathrm{n}-4$ ) number of middle stages are considered except last middle stage. There are $\mathrm{N} / 8$ groups $\left(\mathrm{P}_{\mathrm{r}}\right)$ in the stage 2 , where $\mathrm{r}=0$ to ( $\mathrm{N} / 8-1$ ). Each group consists of two switching elements. Each switching element (SE) of each group $\left(\mathrm{P}_{\mathrm{r}}\right)$ has two output links. So the output link connections for $\mathrm{SE}_{\mathrm{m}}$ in stage m can be determined as:
(i) The $\mathrm{SE}(\mathrm{k}=2 \mathrm{r})_{\mathrm{m}}$ of stage 1 has 2 output links:
(a) First link connects to $\operatorname{SE}(2 r)_{m+1}$ of stage 2
(b) Second link connects to $\mathrm{SE}(2 \mathrm{r}+1)_{\mathrm{m}+1}$ of stage 2
(ii) The $\mathrm{SE}(\mathrm{k}=2 \mathrm{r}+1)_{1}$ of stage 1 has 2 output links:
(a)First link connects to switch $(2 r)_{m+1}$ of stage $(m+1)$
(b)Second link connects to switch $(2 \mathrm{r}+1)_{\mathrm{m}+1}$ of stage $(\mathrm{m}+1)$
B. In second step, only last middle stage $(\mathrm{m}=\mathrm{n}-3)$ is considered. There are $\mathrm{N} / 4$ switching elements ( SE ) in the stage ( $\mathrm{n}-3$ ). It is assumed that there are $\mathrm{N} / 8$ groups $\left(\mathrm{P}_{\mathrm{r}}\right)$ in the stage ( $\mathrm{n}-3$ ), where $\mathrm{r}=0$ to $(\mathrm{N} / 8-1)$. Each group consists of two switching elements. Each switching element (SE) of group $\left(\mathrm{P}_{\mathrm{r}}\right)$ has two output links. These output connection links are as follows:
(i) The $\mathrm{SE}(\mathrm{k}=2 \mathrm{r})_{\mathrm{m}}$ of stage 1 has 2 output links:
(a) First link connects to $\mathrm{SE}(4 \mathrm{r}+2)_{\mathrm{m}+1}$ of last stage
(b) Second link connects to switch $(4 \mathrm{r}+3)_{\mathrm{m}+1}$ of last stage
(ii) Switch $(\mathrm{k}=2 \mathrm{r}+1)_{\mathrm{m}}$ of stage 1 has 2 output links:
(a) First link connects to switch $(4 \mathrm{r})_{\mathrm{m}+1}$ of last stage
(b) Second link connects to switch $(4 \mathrm{r}+1)_{\mathrm{m}+1}$ of last stage

## (5) Link Connections at last stage ( $\mathrm{n}-1$ ):

The last stage ( $n-1$ ) consists of $N / 2$ number of SEs. Each $S E j_{n-1}$ has 2 output links, where the range of $j=0$ to ( $\mathrm{N} / 2-1$ ). Therefore, the output link connections of each $S E j_{n-1}$ of last stage are as follows:
(a) First link connects to DEMUX ( 2 j )
(b) Second link connects to DEMUX ( $2 \mathrm{j}+1$ )
(6) Link Connections at Demultiplexer:

The link connections at DEMUX consist of following steps:
(i) Each destination $\mathrm{D}_{\mathrm{i}}$ is connected with four DEMUX, where $\mathrm{i}=0$ to ((N/4)-1)
(a) First link connects to DEMUX (i)
(b)Second link connects to DEMUX(i+(N/4))
(c)Third link connects to DEMUX(i+(N/2))
(d)Fourth link connects to DEMUX (i+(3N/4))
(ii) Each destination $\mathrm{D}_{\mathrm{i}}$ is connected with four DEMUX, where $\mathrm{i}=(\mathrm{N} / 4)$ to $((\mathrm{N} / 2)-1)$
(a) First link connects to DEMUX (i)
(b)Second link connects to DEMUX (i+(N/4))
(c) Third link connects to DEMUX(i+(N/2))
(d) Fourth link connects to DEMUX (i-(N/4))
(iii) Each destination $\mathrm{D}_{\mathrm{i}}$ is connected with four DEMUX, where $\mathrm{i}=\mathrm{N} / 2$ to ((3N/4)-1)
(a) First link connects to DEMUX (i)
(b)Second link connects to DEMUX (i+(N/4))
(c)Third link connects to DEMUX(i-(N/2))
(d) Fourth link connects to DEMUX (i-(N/4))
(iv) Each destination $D_{i}$ is connected with four DEMUX, where $\mathrm{i}=(3 \mathrm{~N} / 4)$ to $(\mathrm{N}-1)$
(a)First link connects to DEMUX (i)
(b)Second link connects to DEMUX (i-(3N/4))
(c) Third link connects to DEMUX (i-(N/2))
(d) Fourth link connects to DEMUX (i-(N/4))

### 3.2 Redundancy Graph

A redundancy graph gives a helpful approach to consider the properties of multipath MIN, for example, the number of faults tolerated or the sort of rerouting conceivable. A redundancy graph describes all the accessible paths between a source and a destination in a MIN. It includes two recognized nodes- the source $S_{i}$ and the destination $D_{i}$ and whatever remains of nodes related to the switches that lie along the paths amongst $S_{i}$ and $D_{i}$. In FTISEN, the redundancy graph shows multipath between source and destination, as shown in Figure 3.


Figure 3. Redundancy graph of FTISEN
Example: The all possible paths between source 0 and destination 5 are as follows:

$$
\begin{aligned}
& 0 \rightarrow \operatorname{MUX}(0) \rightarrow 0_{0} \rightarrow 0_{2} \rightarrow \text { DEMUX }(1) \rightarrow 5 \\
& 0 \rightarrow \operatorname{MUX}(0) \rightarrow 0_{0} \rightarrow 0_{1} \rightarrow 2_{2} \rightarrow \text { DEMUX }(5) \rightarrow 5 \\
& 0 \rightarrow \operatorname{MUX}(0) \rightarrow 0_{0} \rightarrow 1_{1} \rightarrow 0_{2} \rightarrow \text { DEMUX }(1) \rightarrow 5 \\
& 0 \rightarrow \operatorname{MUX}(0) \rightarrow 0_{0} \rightarrow 2_{1} \rightarrow 6_{2} \rightarrow \text { DEMUX(13) } \rightarrow 5 \\
& 0 \rightarrow \operatorname{MUX}(0) \rightarrow 0_{0} \rightarrow 3_{1} \rightarrow 4_{2} \rightarrow \text { DEMUX(9) } \rightarrow 5 \\
& 0 \rightarrow \operatorname{MUX}(4) \rightarrow 2_{0} \rightarrow 2_{2} \rightarrow \text { DEMUX(5) } \rightarrow 5 \\
& 0 \rightarrow \operatorname{MUX}(4) \rightarrow 2_{0} \rightarrow 0_{1} \rightarrow 2_{2} \rightarrow \text { DEMUX(5) } \rightarrow 5 \\
& 0 \rightarrow \operatorname{MUX}(4) \rightarrow 2_{0} \rightarrow 1_{1} \rightarrow 0_{2} \rightarrow \text { DEMUX }(1) \rightarrow 5
\end{aligned}
$$

There are twenty possible paths between source 0 and destination 5 in FTISEN when there is no faulty switch in each stage but in IASEN-4 only ten paths are possible.

### 3.3 Routing Algorithm

The routing scheme of FTISEN for the situation is that each source-destination pair tries to use just a single path at any given time. The dynamic rerouting scheme given beneath is simple to execute and performs quite well. This scheme expect that sources and switches can identify faults in the switches to which they are associated. In case of any fault, instead of reinitializing request, dynamic re-routing scheme has been used to find an alternate path from the current stage. In routing of FTISEN, first step is to obtain the source address and its corresponding destination address. Let $S_{i}$ and $D_{i}$ are the source and destination addresses respectively. Let binary representation of the source $S_{i}$ and destination $D_{i}$ is as follows:

$$
\mathrm{S}_{\mathrm{i}}=\mathrm{S}_{0}, \mathrm{~s}_{1}, \ldots, \mathrm{~s}_{\mathrm{n}-2}, \mathrm{~S}_{\mathrm{n}-1},
$$

$$
\mathrm{D}_{\mathrm{i}}=\mathrm{d}_{0}, \mathrm{~d}_{1}, \ldots, \mathrm{~d}_{\mathrm{n}-2}, \mathrm{~d}_{\mathrm{n}-1},
$$

where $\mathrm{i}=0$ to $\mathrm{N}-1$
Each source is associated to two switches (primary and secondary) in a subnetwork $\left(\mathrm{G}_{\mathrm{a}}\right)$. A source selects a particular subnetwork $\left(G_{a}\right)$ based upon the MSB (most significant bit) of destination address $D$ (i.e. $\left.a=d_{0}\right)$ and attempts an entry into the FTISEN via its primary path. If primary path is faulty (i.e. MUX or switch or both are faulty), then request is routed via secondary path. For example, switch $0_{0}$ is the primary $\operatorname{SE}\left(\mathrm{PSE}_{0}\right)$ and $2_{0}$ is first alternate $\mathrm{SE}\left(\mathrm{FSE}_{0}\right)$ in subnetwork $\mathrm{G}_{0}$ via its primary and secondary path respectively for source 0 . Switches $4_{0}$ is the second alternate $\operatorname{SE}\left(\mathrm{SSE}_{0}\right)$ via its primary path and switch $6_{0}$ is the third alternate $\mathrm{SE}\left(\mathrm{TSE}_{0}\right)$ via its secondary path in subnetwork $\mathrm{G}_{1}$ for source 0 . If both paths (primary and secondary) are faulty then request is routed to other subnetwork. If both (primary and secondary) paths of other subnetwork are still faulty. Then drop the request otherwise forward the request to the SE of next stage.

Two algorithms are proposed in FTISEN. Algorithm 2 is part of algorithm 1. In algorithm 1, if the binary bits of source and destination address are same and if the applicable SE of stage $0\left(\mathrm{SE}_{0}\right)$ and SE of last stage $\left(\mathrm{SE}_{\mathrm{L}}\right)$ are not faulty. Then request is directly forwarded to the given destination via DEMUX from given source.

```
Algorithm 1:Routing_ FTISEN
BEGIN
If (S}\mp@subsup{\textrm{S}}{\textrm{i}}{}\mathrm{ and D D are same)
{
    if (SE
    {
        Send request from SE 
    }
    else
    {
        Algorithm 2;
    }
}
else
{
    Algorithm 2;
}
End
```


## Algorithm 2: Routing_FTISEN

```
At Stage 0:
```

At Stage 0:
if }\mp@subsup{\textrm{PSE}}{0}{}==\textrm{FB}\quad//\textrm{FB}\mathrm{ means busy or faulty node
if }\mp@subsup{\textrm{PSE}}{0}{}==\textrm{FB}\quad//\textrm{FB}\mathrm{ means busy or faulty node
then FSEE
then FSEE
else if FSE
else if FSE
then SSE
then SSE
else if SSE }===\textrm{FB
else if SSE }===\textrm{FB
then TSE
then TSE
else if TSE }===\textrm{FB

```
    else if TSE }===\textrm{FB
```

else Send Request to $\mathrm{PSE}_{1}$

## At Stage 1:

if $\mathrm{PSE}_{1}==\mathrm{FB}$
then $\mathrm{FSE}_{1}$
else if $\mathrm{FSE}_{1}==\mathrm{FB}$
then $\mathrm{SSE}_{1}$
else if $\mathrm{SSE}_{1}==\mathrm{FB}$
then Send Request to $\mathrm{TSE}_{1}$
else if $\mathrm{TSE}_{1}==\mathrm{FB}$
then Drop the Request
else Send Request to $\mathrm{PSE}_{2}$

```
for (Stage k=2 to (n-3) // Execute only when n> 4, where n= 知的
    At Stage k:
    if PSE
        then FSE
        else if FSE 
        then Drop the Request
    else Send Request to PSE 
```

At Stage (n-2):
if $\operatorname{PSE}_{(\mathrm{n}-2)}=\mathrm{FB}$
then Drop the Request
Send Request to the given destination

## IV. Performance Evaluation Parameters of FTISEN And IASEN-4

This performance analysis [13] of existing MIN IASEN-4 [1] and proposed MIN FTISEN for network size $16 \times 16$ is calculated with the help of different performance evaluation parameters such as the probability of acceptance, bandwidth, throughput, processor utilization and processing power [13] and their comparison is also performed in faulty (or single switch fault) and nonfaulty conditions. The simulation is performed in MATLAB version 8.5.0.197613. The performance evaluation parameters which are used in order to measure the performance of network are as follows:

### 4.1 Request Generation Probability

Request Generation Probability (p) or Load Factor is the quantity of data packets created on a source node and these packets can be transmitted to the destinations over MINs[9-11].The estimation of p is thought to be $0.1,0.2,0.3,0.4,0.5,0.6,0.7,0.8$, 0.9 , and 1 .

Let the request generation probability for each $\alpha \times \beta$ SE is p , where ' $\alpha$ ' and ' $\beta$ ' are inputs and outputs of a SE respectively. Thus, general probability equation is as follows:
"Probability $[9-11]$ of one output receiving the request from " $\alpha$ ' inputs is:

$$
\begin{equation*}
1-(1-(p / \beta))^{\alpha} \tag{1}
\end{equation*}
$$

The probability equations of IASEN-4:

$$
\begin{align*}
& \mathrm{p}_{0}=1-(1-(p / 3))^{2}  \tag{2}\\
& \mathrm{p}_{1}=1-\left(1-\left(p_{0} / 2\right)\right)^{4}  \tag{3}\\
& \mathrm{p}_{2}=1-\left\{\left(1-\mathrm{p}_{1}\right) \times\left(1-\left(\mathrm{p}_{0} / 2\right)\right)\right\}^{2} \tag{4}
\end{align*}
$$

The probability equations of FTISEN:

$$
\begin{align*}
& \mathrm{p}_{0}=1-(1-(p / 5))^{2}  \tag{5}\\
& \mathrm{p}_{1}=1-\left(1-\left(p_{0} / 2\right)\right)^{8}  \tag{6}\\
& \mathrm{p}_{2}=1-\left\{\left(1-\mathrm{p}_{1}\right) \times\left(1-\left(\mathrm{p}_{0} / 2\right)\right)\right\}^{2} \tag{7}
\end{align*}
$$

### 4.2 Data Transmission Time

It is time that all produced data packets (or requests) take from source to the given number of destinations [12]. It can be measured in faulty and non-faulty network environments. Let the representation of data transmission time in non-faulty and faulty network conditions is $\mathrm{T}_{\mathrm{NF}}$ and $\mathrm{T}_{\mathrm{SF}}$ respectively.

If network is non-faulty, then it is given as follows:

$$
\begin{equation*}
\mathrm{T}_{\mathrm{NF}}=\left(\mathrm{N}_{\mathrm{n}}-1\right) \times \mathrm{T}_{\mathrm{r}} \times \mathrm{N}_{\mathrm{dp}} \times \mathrm{D}_{\mathrm{n}} \tag{8}
\end{equation*}
$$

If network has single switch fault, then it is given as follows:

$$
\begin{equation*}
\mathrm{T}_{\mathrm{SF}}=\mathrm{T}_{\mathrm{NF}}+\left(\mathrm{S}_{\mathrm{t}} \times \mathrm{T}_{\mathrm{r}}\right) \tag{9}
\end{equation*}
$$

Where,
$\mathrm{N}_{\mathrm{n}}=$ Number of nodes including source and destination
$\mathrm{T}_{\mathrm{r}}=$ Routing Time between two nodes (either SE or source or destination)
$\mathrm{D}_{\mathrm{n}}=$ Number of destinations
$\mathrm{S}_{\mathrm{t}}=$ Number of stages
$\mathrm{N}_{\mathrm{dp}}=$ Total number of generated data packets on a source node
In non-faulty case, the data packets (or requests) takes the shortest path from source to destination and let the routing time $\left(\mathrm{T}_{\mathrm{r}}\right)$ between two nodes is 0.01 ms . In faulty case, the data packets are dynamically rerouted from faulty to most suitable non-faulty node. Subsequently, these data packets (or requests) can be transmitted to the given destination. In faulty cases, we have expected that a data packet (or request) takes 0.02 ms routing time $\left(\mathrm{T}_{\mathrm{r}}\right)$ in its rerouting method.

### 4.3 Bandwidth (BW)

The mean number of active memory module in a transfer cycle is known as bandwidth of network [9-11].
For $S_{n}$ sources and $D_{n}$ destinations, the bandwidth is calculated as follows:

$$
\begin{equation*}
\mathrm{BW}=\mathrm{D}_{\mathrm{n}} \times \mathrm{p}_{\mathrm{n}-1} \tag{10}
\end{equation*}
$$

Now, BW of IASEN-4 and FTISEN are given by the following formulas:
$\mathrm{BW}_{\text {IASEN-4 }}=\left(\mathrm{D}_{\mathrm{n}} \times \mathrm{p}_{\mathrm{n}-1}\right)$
(11)
$B W_{\text {FTISEN }}=\left(D_{n} \times p_{n-1}\right)$
Where, $p_{n-1}$ is the expected of requests on $\alpha \times \beta$ output line $S E$ at $(n-1)^{\text {th }}$ stage

### 4.4 Probability of Acceptance(PA)

In data transmission, the switch failure, link failure or any other cause can block some data packets (or request) from source to destination node. That's why the total number of requests accepted by the destination and total number of requests sent by the source in a transfer cycle will not be same [9][10][11]. Therefore, "the number of requests accepted by the destination node which are sent by source node in a transfer cycle is known as probability of acceptance".
It is calculated as follows:

$$
\begin{equation*}
\mathrm{PA}=\mathrm{BW} /\left(\mathrm{D}_{\mathrm{n}} \times \mathrm{p}\right) \tag{13}
\end{equation*}
$$

Now, PA of IASEN-4 and FTISEN are given by the following formulas:

$$
\begin{align*}
& \mathrm{PA}_{\mathrm{IASEN}-4}=\mathrm{BW}_{\mathrm{IASEN}-4} /\left(\mathrm{D}_{\mathrm{n}} \times \mathrm{p}\right)  \tag{14}\\
& \mathrm{PA}_{\mathrm{FTISEN}}=\mathrm{BW}_{\mathrm{FTISEN}} /\left(\mathrm{D}_{\mathrm{n}} \times \mathrm{p}\right) \tag{15}
\end{align*}
$$

### 4.5 Throughput (TP)

The average number of data packets (or request) delivered to a destination in a transfer cycle is called throughput [9-11].

$$
\begin{equation*}
\mathrm{TP}=(\mathrm{BW} / \mathrm{N} \times \mathrm{T}) \tag{16}
\end{equation*}
$$

Where, T is the data transmission time in ms .
In non-faulty case, the TP of IASEN-4 and FTISEN are given by the following formulas:

$$
\begin{align*}
& \mathrm{TP}_{\text {IASEN }-4}=\mathrm{BW}_{\mathrm{IASEN}-4} /\left(\mathrm{N} \times \mathrm{T}_{\mathrm{NF}}\right)  \tag{17}\\
& \mathrm{TP}_{\text {FTISEN }}=\mathrm{BW}_{\mathrm{FTISEN}} /\left(\mathrm{N} \times \mathrm{T}_{\mathrm{NF}}\right) \tag{18}
\end{align*}
$$

In single switch fault case, the TP of IASEN-4 and FTISEN are given by the following formulas:

$$
\begin{align*}
& \mathrm{TP}_{\mathrm{IASEN}-4-\mathrm{SF}}=\mathrm{BW}_{\mathrm{IASEN}-4} /\left(\mathrm{N} \times \mathrm{T}_{\mathrm{SF}}\right)  \tag{19}\\
& \mathrm{TP}_{\mathrm{FTISEN}-\mathrm{SF}}=\mathrm{BW}_{\mathrm{FTISEN}} /\left(\mathrm{N} \times \mathrm{T}_{\mathrm{SF}}\right) \tag{20}
\end{align*}
$$

### 4.6 Processor Utilization (PU)

When data packets are transmitted from a given source to destination, then the processor takes a specific amount of time to make this computation fast and efficient for each transfer cycle [9][10][11][12][13]. So the time taken by the processor for each transfer cycle is known as utilization time of the processor.
In other words, the percentage of time the processor is active doing computation without accessing the global memory is called processor utilization [9-11].

$$
\begin{equation*}
\mathrm{PU}=\mathrm{BW} /(\mathrm{N} \times \mathrm{p} \times \mathrm{T}) \tag{21}
\end{equation*}
$$

In non-faulty case, the PU of IASEN-4 and FTISEN are given by the following formulas:

$$
\begin{align*}
& \mathrm{PU}_{\mathrm{IASEN}-4}=\mathrm{BW}_{\mathrm{IASEN}-4} /\left(\mathrm{N} \times \mathrm{p} \times \mathrm{T}_{\mathrm{NF}}\right)  \tag{22}\\
& \mathrm{PU}_{\mathrm{FTISEN}}=\mathrm{BW}_{\mathrm{FTISEN}} /\left(\mathrm{N} \times \mathrm{p} \times \mathrm{T}_{\mathrm{NF}}\right) \tag{23}
\end{align*}
$$

In single switch fault case, the PU of IASEN-4 and FTISEN are given by the following formulas:

$$
\begin{equation*}
\mathrm{PU}_{\mathrm{IASEN}-4-\mathrm{SF}}=\mathrm{BW}_{\mathrm{IASEN}-4} /\left(\mathrm{N} \times \mathrm{p} \times \mathrm{T}_{\mathrm{SF}}\right) \tag{24}
\end{equation*}
$$

### 4.7 Processing Power (PP)

The sum of processor utilization over the number of processors is called processing power [9-11].

$$
\begin{equation*}
\mathrm{PP}=(\mathrm{N} \times \mathrm{PU}) \tag{26}
\end{equation*}
$$

In non-faulty case, the PP of IASEN-4 and FTISEN is given by the following formulas:

$$
\begin{align*}
& \mathrm{PP}_{\text {IASEN-4 }}=\left(\mathrm{N} \times \mathrm{PU}_{\text {IASEN-4 }}\right)  \tag{27}\\
& \mathrm{PP}_{\text {FTISEN }}=\left(\mathrm{N} \times \mathrm{PU}_{\text {FTISEN }}\right) \tag{28}
\end{align*}
$$

In single switch fault case, the PP of IASEN-4 and FTISEN is given by the following formulas:

$$
\begin{align*}
& \mathrm{PP}_{\text {IASEN-4-SF }}=\left(\mathrm{N} \times \mathrm{PU}_{\text {IASEN-4-SF }}\right)  \tag{29}\\
& \mathrm{PP}_{\text {FTISEN-SF }}=\left(\mathrm{N} \times \mathrm{PU}_{\text {FTISEN-SF }}\right) \tag{30}
\end{align*}
$$

## V. Performance analysis and Result

To evaluate the performance of FTISEN and IASEN-4, the we have simulated the above formulas in MATLAB 8.5.0.197613. The performance parameters (bandwidth, probability of acceptance, throughput, processor utilization and processing power) of FTISEN and IASEN-4 are compared and analyzed here. In non-faulty case, the data packets (or requests) takes minimum path from source to destination and let the routing time $\left(\mathrm{T}_{\mathrm{r}}\right)$ between two nodes (either source or destination or SE) is 0.01 ms . In faulty (single switch fault) case, the data packets are dynamically rerouted from faulty to most suitable non-faulty node. Subsequently, these data packets (or requests) can be transmitted to the given destination. In faulty cases, we have expected that a data packet (or request) takes 0.02 ms routing time $\left(\mathrm{T}_{\mathrm{r}}\right)$ in its rerouting method. The values of performance parameters for FTISEN and IASEN-4 have been shown in following table II and table III.

Table 2 Performance Parameters of FTISEN

| $\mathbf{p}$ | $\mathbf{B W}_{\text {FTISEN }}$ | $\mathbf{P A}_{\text {FTISEN }}$ | $\mathbf{T P}_{\text {FTISEN }}$ | $\mathbf{T P}_{\text {FTISEN_SF }}$ | $\mathbf{P U}_{\text {FTISEN }}$ | PU $_{\text {FTISEN_SF }}$ | PP $_{\text {FTISEN }}$ | PP $_{\text {FTIIEN_SF }}$ |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :--- |
| 0.1 | 4.8369 | 3.0231 | 0.47235 | 0.45120 | 4.72354 | 4.51204 | 75.5767 | 72.1926 |
| 0.2 | 8.2104 | 2.5658 | 0.80179 | 0.76589 | 4.00899 | 3.829488 | 64.1439 | 61.2718 |
| 0.3 | 10.5628 | 2.2006 | 1.03152 | 0.98534 | 3.43841 | 3.284449 | 55.0145 | 52.5512 |
| 0.4 | 12.2029 | 1.9067 | 1.19169 | 1.13834 | 2.97924 | 2.845841 | 47.6678 | 45.5335 |
| 0.5 | 13.3467 | 1.6683 | 1.30338 | 1.24502 | 2.60677 | 2.490047 | 41.7083 | 39.8408 |
| 0.6 | 14.1443 | 1.4734 | 1.38128 | 1.31943 | 2.30213 | 2.199052 | 36.8341 | 35.1848 |
| 0.7 | 14.7008 | 1.3126 | 1.43563 | 1.37135 | 2.05089 | 1.959065 | 32.8143 | 31.3450 |
| 0.8 | 15.0893 | 1.1789 | 1.47357 | 1.40759 | 1.84196 | 1.759481 | 29.4713 | 28.1517 |
| 0.9 | 15.3607 | 1.0667 | 1.50007 | 1.43290 | 1.66674 | 1.592113 | 26.6679 | 25.4738 |
| 1 | 15.5505 | 0.9719 | 1.5186 | 1.45060 | 1.5186 | 1.450603 | 24.2976 | 23.2096 |

Table 3 Performance Parameters of IASEN-4

| $\mathbf{p}$ | $\mathbf{B W}_{\text {FTISEN }}$ | $\mathbf{P A}_{\text {FTISEN }}$ | TP $_{\text {FTISEN }}$ | $\mathbf{T P}_{\text {FTIIEN_SF }}$ | $\mathbf{P U}_{\text {FTISEN }}$ | PU $_{\text {FTISEN_SF }}$ | $\mathbf{P P}_{\text {FTISEN }}$ | PP $_{\text {FTISEN_SF }}$ |
| :--- | ---: | ---: | ---: | ---: | ---: | ---: | ---: | ---: |
| 0.1 | 4.53477 | 2.83423 | 0.4428 | 0.42302 | 4.4285 | 4.230199 | 70.8558 | 67.68318 |
| 0.2 | 7.78106 | 2.43158 | 0.7599 | 0.725845 | 3.79935 | 3.629226 | 60.7895 | 58.06761 |
| 0.3 | 10.10334 | 2.10486 | 0.9867 | 0.942476 | 3.28885 | 3.141587 | 52.6216 | 50.26539 |
| 0.4 | 11.76399 | 1.83812 | 1.1488 | 1.097387 | 2.8721 | 2.743468 | 45.9531 | 43.89548 |
| 0.5 | 12.95145 | 1.61893 | 1.2648 | 1.208158 | 2.5296 | 2.416315 | 40.4733 | 38.66104 |
| 0.6 | 13.8008 | 1.4376 | 1.3477 | 1.287391 | 2.2462 | 2.145652 | 35.9397 | 34.33043 |
| 0.7 | 14.4088 | 1.2865 | 1.4071 | 1.344107 | 2.0101 | 1.920153 | 32.1626 | 30.72245 |
| 0.8 | 14.8445 | 1.1597 | 1.4497 | 1.384752 | 1.8121 | 1.73094 | 28.9932 | 27.69503 |
| 0.9 | 15.1573 | 1.0526 | 1.4802 | 1.413925 | 1.6447 | 1.571028 | 26.3147 | 25.13645 |
| 1 | 15.3822 | 0.9614 | 1.5022 | 1.434909 | 1.5022 | 1.434909 | 24.0347 | 22.95855 |



Figure 4. Bandwidth Comparison of IASEN-4 and FTISEN

Figure 4 shows that bandwidth of IASEN-4 is less as compared to FTISEN when the network size (N) is 16 in both (faulty and non-faulty) cases.


Figure 5. PA Comparison of IASEN-4 and FTISEN
Switch fault, link fault or any other causes are responsible for blockage of data packets during data transmission. That's why the total number of data packets accepted by a destination will not be equal to the total number of data packets generated at a source node in a transfer cycle [10]. Therefore, Figure 5 shows that probability of acceptance of FTISEN is greater than IASEN-4.


Figure 6. Throughput Comparison of IASEN-4 and FTISEN in Non-Faulty Condition


Figure 7. Throughput Comparison of IASEN-4 and FTISEN in Faulty Condition
Figure 6 and Figure 7 show that throughput of FTISEN is greater than IASEN-4 in faulty and non-faulty cases respectively.


Figure 8. PU Comparison of IASEN-4 and FTISEN in Non-Faulty Condition

PU of IASEN-4 and FTISEN when $\mathrm{N}=16$ under faulty condition


Figure 9. PU Comparison of IASEN-4 and FTISEN in Faulty Condition
The processor utilization of FTISEN is greater than IASEN-4 in Figure 8 and Figure 9 for non-faulty and faulty cases respectively.


Figure 10. PP Comparison of IASEN-4 and FTISEN in Non-Faulty Condition


Figure 11. PP Comparison of IASEN-4 and FTISEN in Faulty Condition
Processing power of FTISEN is greater than IASEN-4 in Figure 10 and Figure 11 for non-faulty and faulty cases respectively.

## VI. CONCLUSION

In this paper, we proposed a class of fault tolerant multistage interconnection network, named as FTISEN, which can accomplish huge resilience to faults and great performance. We provide a generalized structure (link connection formula for each stage) of FTISEN which is rarely discussed in any irregular MINs. In our analysis we assume that any node (switch/MUX/DEMUX) in FTISEN have a possibility to fail. It has been observed that the proposed FTISEN provides better faulttolerance by providing more paths between any pair of source-destination as compared to existing IASEN-4. From tables II and table III, on comparing the results with the IASEN-4 it is evident that the proposed FTISEN provides higher bandwidth, throughput, processor utilization, and processing power in faulty (single switch fault) and non-faulty conditions.

## VII. ACKNOWLEDGMENT

I would like to thank my guide and family for their valuable guidance and support.

## References

[1] Bansal, S., Sadawarti, H., Kaur, P. 2015. A Fault-Tolerant Irregular Augmented Shuffle Exchange Network-4, International Journal of Engineering Technology and Computer Research (IJETCR), 3(3): 67-71.
[2] Hwang, K. 1987. Advanced Parallel Processing with Supcrcomputer Architecture, Proc. IEEE OC-75:1348-1379
[3] Dao,B.V., Duato, J. and Yalamanchtli,S. 1997. Architectural Support for reducing Communication Overheads Multiprocessor Interconnection Networks, hoc. Third International Symposium on High Performance Computer Architecture.
[4] Parker, D. and Raghavendra, C. 1984. The gamma network, IEEE Trans. Comput., 100( 4): 36773.
[5] Lee, K. Y. and Yoon, H. 1989. The PM22I interconnection network, IEEE Trans. Comput., 38(2): 9027.
[6] Lee, K. Y. and Yoon, H. 1990. The B-network: A multistage interconnection network with backward links, Comput. IEEE Trans., 39(7): 966 9,.
[7] Chen, C. W. and Chung, C. P. 2001. Fault-tolerant gamma interconnection network without backtracking, J. Syst. Softw., 58(1): 23-31
[8] Rajkumar, S. and Goyal, N. K. 2015. Reliable multistage interconnection network design, Peer-to-Peer Netw. Appl.
[9] Gupta, A and Bansal, P. K. 2010. Fault Tolerant Irregular Modified Alpha Network and Evaluation of Performance Parameters, International Journal of Computer Applications, 4(1):9-13.
[10]Sengupta, J. 2005. Interconnection Networks for Parallel Processing, Deep \& Deep Publications, ISBN 81-7629-736-4.
[11]Mahajan, R. and Vig,R. 2008. Performance and Reliability Analysis of New Fault Tolerant Advance Omega Network", WSEAS Transactions on Computers, 7: 1280-1290.
[12] Bhardwaj, V.P. and Nitin, 2013. On Performance Analysis of IASEN-3 in Faulty and Non-Faulty Network Conditions", AASRI Procedia 4:104-109.
[13]Bhardwaj, V.P. and Nitin, 2012. A New Fault Tolerant Algorithm for IASEN-2", Proceedings of the 2nd IEEE International Confrence on Advances in Computing and Communicaions:199-202.

