An Efficient Novel Approach Paradigm of Single Cycle Switching Access Structure to Eliminate the Peak Power Consumption Problem

M.Radha Krishna Murthy¹, S.Ali Asgar²

¹M.Tech Scholar, Department of Electronics and Communication Engineering, Chadalawada Ramanamma Engineering college, Tirupathi,AP

²Assistant Professor, Department of Electronics and Communication Engineering, Chadalawada Ramanamma Engineering College, Tirupathi, AP.

Abstract:

Now a day's the Conventional shift-based scan chains have the drawback of peak power consumption which is reduced by the proposed single cycle access test structure for logic test. With the Most efficient reduction of this power consumption the activity during shift and capture cycles have been achieved. In addition, more accurate circuit behavior can be achieved even at stuck-at and at-speed tests using the proposed methodology. Thereby it accomplishes close proximity to the functional mode during higher frequency operation tests.By using the proposed design minimum number of test cycles can be gained to the existed literature. It is observed that test cycles per net is below 1 for larger designs when tested for simple test pattern generator algorithm without test pattern compression. Has the advantage of independent of the design size and also provides an additional on-chip debugging signal visibility for each register. It is backward compatible to the standard full scan designs and with a minor enhancementexisting test pattern generators and simulators can be used and also discussed for the solution of adding built-in self test (BIST) and massive parallel scan chains with the proposed design. The design and implementation of single cycle access test structure for logic test is functionally verified using Xilinx ISE simulator 13.1 and the generated bit stream file is implemented in Spartan 3E XC3S500E FPGA board, which demonstrates the all-possible combinations of proposed single cycle access test structure for logic test on its LCD display. The pre layout and post layout synthesis and its physical design are performed using cadence RTL Compiler and SOC Encounter tools respectively, with the optimized area, power, and delay.

INTRODUCTION:

The standard shift scan (SS) method is the most popular test putting into use within the last at least 20 years. Automatic test pattern generation (ATPG) for one after the other VLSI circuits is an NP-complete problem with an increasing more and more as time goes on) complex difficulty. The complex difficulty of combinatorial logic differschanges. Less complex logic is tested within a few act of being taken or controlled by force cycles, creating a huge number of don't cares during the rest of the test, even when test (press or force into a smaller space)ion methods are used. Complex and hard to test logic needs to be stimulated and taken by force quite often but the pattern need to be movedchanged throughout the complete scan chain. One approach to reduce test time is to use parallel scan chain. This leads to a huge increase of parallel scan chains to reduce the length of the scan chains. In order to further reduce test data volume, a built-in-self-test (BIST) machineis used.

One approach to reduce test time is to use parallel scan chain. This leads to a huge increase of parallel scan chains to reduce the length of the scan chains. In order to further reduce test data volume, a built-in-self-test (BIST) machine is used. This project presents a novel scan cell register for logic tests combined with a novel scan cell routing related to the beautiful design and construction of buildings, etc. The structure allows a single cycle access (SCA) to individual register sets. This access big layout plan is basically different to SS. It can be compared to a memory with single cycle two or more things happening at the same time write and not happening at the same time read ability to do things, whereas the remaining memory content registers does not change. The proposed structure is related for pattern driven tests and for BIST. The project provides reasonable data but is not limited to a frozen solution. It also discusses different trade-offs of different other choices. Logic test is a wide field and different users have different preferences. A reference example based on 992 registers is used and should guide through the project.

OBJECTIVE:


This access big plan plan is basically different to SS (Shift Scan). It can be compared to a memory with single cycle two or more things happening at the same time write and not happening at the same time read ability to do things, whereas the remaining memory content registers does not change. Unlike with a certain number of shift cycles in shift-scan designs, the values can be read and written within one single cycle. This allows higher test frequencies and leads to more realistic test conditions closer to the functional chip behavior during stuck-at and at-speed tests. The proposed structure is related for pattern driven tests and for BIST. The project provides reasonable data but is not limited to a frozen solution.

PROBLEM STATEMENT:


Reduction in average and peak power during test application is important to improve electrical storage device lifetime in portable electronic devices employing occasional self-test and to improve reliabilitycost of testing. This project proposes a having different things working together as one unit solution for peak and average power reduction in test-per-scan BIST by targeting power reduction in both combinational block and scan chain. First, we present a novel circuit way of doing things, called First Level Supply gating (FLS), to almost eliminate power disappearing (or wasting) in combinational logic by hiding signal change (from one thing to another) at the logic inputs during scan shifting. We understandreal the hiding effect by inserting an extra supply gating transistor in the VDD to GND path for the first level gates at the output of scan flip-flops. The most drawback of existing problem is more peak power consumption and more shift and capture cycles. The proposed FLS gating way of doing things makes something as small as possibletreats something activity in the combinational block, but also provides leakage minimization through application of the best input vector during scan shifting. The proposed scan separating (with a wall) way of doing things reduces average and peak power in the scan chain by (making something as small as possibletreating something important as unimportant) rippling of scan values pre-decidedly.

PROPOSED METHODOLOGY:

This research proposes a new single cycle access test structure for logic test. It eliminates the peak power use problem of ordinary shift-based scan chains and reduces the activity during shift and take by forcetake control of cycles. This leads to more realistic circuit behavior during stuck at and at-speed tests. It enables the complete test to run at much higher frequencies equal or close to the one in functional mode. It will be shown, that a lesser number of test cycles can be (accomplished or gained with effort) compared to other published solutions. The test cycle per net based on a simple test pattern generator set of computer instructions without test pattern (press or force into a smaller space) ion is below 1 for larger designs and is independent of the design size. Results are compared to other published solutions on ISCAS'89 net lists. The structure allows an added on-chip (finding and correcting mistakes in) signal visibility for each register. The method is backward compatible to full scan designs and existing test pattern generators and machines (that reproduce the real thing) can be used with a minor improvement. It is shown how to combine the proposed solution with builtin self test (BIST) and huge parallel scan chains.



SCAh-FF based on an S-FF.TRUTH TABLE OF SCAh-FF



SCAhS connectivity.

Xilinx ISE IMPLEMENTATION:

FDC:C->Q	5 0.626 0.842 SFF2/scanFF/SF1/Q (SFF2/scanFF/SF1/Q)
LUT4:12->0	1 0.479 0.000 Combinationallogic/Mxor_G19_Result12 (N58)
MUXF5:10->0	1 0.314 0.681 Combinationallogic/Mxor_G19_Result1_f5 (PO_OBUF)

$\textcircled{\sc c}$ 2019 JETIR June 2019, Volume 6, Issue 6

OBUF:I->O	4.909	PO_OBUF (PO)
Total (80.6% logic, 19		- 28ns logic, 1.523ns route)
-		FSET OUT AFTER for Clock 'Clk' nation ports: 2 / 2
Offset: X Source: X Destination: Source Clock: Data Path: XOR Cell:in->out	CORTree/SF2/Q Sout<1> (PAD Clk rising Tree/SF2/Q to	(FF)
FDC:C->Q LUT2:I1->O OBUF:I->O	1 0.479 0.0	851 XORTree/SF2/Q (XORTree/SF2/Q) 681 XORTree/Mxor_XR<1>_Result1 (Sout_1_OBUF) Sout_1_OBUF (Sout<1>)
Total (79.7% logic, 20	-	14ns logic, 1.532ns route)
Timing constra Total number c	-	h analysis nation ports: 8 / 3
Delay: 9 Source: P Destination: Data Path: PI<3 Gate Net Cell:in->out	PI<3> (PAD) PO (PAD) S> to PO	of Logic = 5) Delay Logical Name (Net Name)
	6 0.479 1. 1 0.479 0. 1 0.314 0.0	P15 PI_3_IBUF (PI_3_IBUF) 023 Combinationallogic/G11_or0000_SW0 (N30) 000 Combinationallogic/Mxor_G19_Result12 (N58) 681 Combinationallogic/Mxor_G19_Result1_f5 (PO_OBUF) PO_OBUF (PO)
Total (72.5% logic, 27	7.5% route)	96ns logic, 2.619ns route)
CPU: 3.54 / 3.6 Total memory of Number of erro Number of war Number of info	8 s Elapsed : : usage is 178640 ors : 0(0fil mings: 0(0f	D kilobytes tered) filtered)

DEVICE UTILIZATION RESULT:

Device Utilization Summary				
Logic Utilization	Used	Available	Utilization	Note(s)
Number of Slice Flip Flops	8	7,168	1%	
Number of 4 input LUTs	27	7,168	1%	
Logic Distribution				
Number of occupied Slices	16	3,584	1%	
Number of Slices containing only related logic	16	16	100%	
Number of Slices containing unrelated logic	0	16	0%	
Total Number of 4 input LUTs	28	7,168	1%	
Number used as logic	27			
Number used as a route-thru	1			
Number of bonded IOBs	17	141	12%	
IOB Flip Flops	2			
Number of GCLKs	1	8	12%	
Total equivalent gate count for design	257			
Additional JTAG gate count for IOBs	816			

Device Utilization Summary

Ipso(1:0) Sout(1:0) Si(1:0) add Ge Gik gse psel reset Po RTL View in Xilinx ISE

Technical Schematic in Xilinx ISE

TECHNOLOGY SCHEMATIC

	e e	

Technical Schematic of RTL internal view in Xilinx ISE

RTL SCHEMATIC

VSFF:

SF2

0.000

0

0.000

0.000

Netlist File

// Generated by Cadence Encounter(R) RTL Compiler v09.10-s233_1
ModuleVSFF (SI, DI, SE, Clk, reset, D0);
Input SI, DI, SE, Clk, reset;
Output D0;
Wire SI, DI, SE, Clk, reset;
Wire D0;
Wire x;
VDFF SF1 (.D (x), .Clk (Clk), .reset (reset), .Q (D0));
V2x1Mux SF2 (.in1 (DI), .in2 (SI), .S (SE), .out (x));
end module
Area Report

Encounter(R) RTL Compiler v09.10-s233_ Generated by: Generated on: Oct 13 2013 08:18:27 PM Module: VSFF Technology library: tsmc18 1.0 Operating conditions: slow (balanced_tree) Wireload mode: enclosed timing library Area mode: Instance Cells Cell Area Net Area Wireload VSFF 0 0 0 <none> (D) (D) = wireload is default in technology library **Power Report** Encounter(R) RTL Compiler v09.10-s233_1 Generated by: Generated on: Oct 13 2013 08:18:39 PM Module: VSFF Technology library: tsmc18 1.0 Operating conditions: slow (balanced_tree) Wireload mode: enclosed Area mode: timing library Leakage Dynamic Total Instance Cells Power (nW) Power (nW) VSFF 0.000 0.000 0.000 0 SF1 0 0.000 0.000 0.000

JETIR1907070 Journal of Emerging Technologies and Innovative Research (JETIR) <u>www.jetir.org</u> 514

Timing Report

Generated by	r: Encounter(R) RTL Compiler v09.10-s233_1
Generated or	Det 13 2013 08:19:23 PM
Module:	VSFF
Technology	library: tsmc18 1.0
Operating co	nditions: slow (balanced_tree)
Wire load mod	de: enclosed
Area mode:	timing library
Pin Type	Fanout Load Slew Delay Arrival

(fF) (ps) (ps) (ps) SF1/Q VDFF 1 0.0 0 +0 0 R

DI I/Q VDI I	1 0.0 0	10 01
D0 out port	+0	0 R

Timing slack: UNCONSTRAINED Start-point:SF1/Q End-point : D0

CONCLUSION:

A single cycle access structure is discussed. Various implementations with and without hold mode as well as gated and partial implementation methods are presented. The aspects feasibility, peak power consumption, switching activity during test, area, test cycles, at-speed testing and debugging features are compared. A guide is given how to select the best implementation. The best solution (gSCAS) is compared to RAS implementations and is superior to all known RAS solutions. If BIST is preferable due to limited chip IOs or partial scan implementation, an address controlled BIST is discussed. The ATPG algorithms can be enhanced with the same methods SS implementations are optimized. Future work is related to algorithms for reducing the test cycles per net itself, register reordering, and pattern optimization for activity reduction and decompression methods for BIST using the gSCAS.

9.2 REFERENCE:

[1] J. Rajski, J. Tyszer, M. Kassab, and N. Mukherjee, "Embedded deterministic test," IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst., vol. 23, no. 5, pp. 776–792, May 2004.

[2] D. Czysz, G. Mrugalski, J. Rajski, and J. Tyszer, "Low-power test data application in EDT environment through decompression freeze," IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst., vol. 27, no. 7, pp. 1278–1290, Jul. 2008.

[3] D. Czysz, M. Kassab, X. Lin, G. Mrugalski, J. Rajski, and J. Tyszer, "Low power scan shift and capture in the EDT environment," in Proc. Int. Test Conf., 2008, pp. 1–10.

[4] Y. Cho, I. Pomeranz, and S. M. Reddy, "On reducing test application time for scan circuits using limited scan operations and transfer sequences," IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst., vol. 24, no. 10, pp. 1594–1605, Oct. 2005.

[5] J. Chen, C. Yand, and K. Lee, "Test pattern generation and clock disabling for simultaneous test time and power reduction," IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst., vol. 22, no. 3, pp. 363–370, Mar. 2003.

[6] S. Wang, "A BIST TPG for low power dissipation and high fault coverage," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 15, no. 7, pp. 777–789, Jul. 2007.

[7] S. Almukhaizim and O. Sinanoglu, "Dynamic scan chain partitioning for reducing peak shift power during test," IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst., vol. 28, no. 2, pp. 298–302, Feb. 2009.

