ERROR CORRECTION CODE FOR 32 BIT DATA WORDS WITH EFFICIENT DECODING

P.VASANTHI [1], R.SANDHYA[2]
[1]PG Scholar, Dept of ECE , JNTUACEA , Anantapuramu, AP, India.
[2]Assistant Professor (Adhoc) of ECE, JNTUACEA, Anantapuramu, AP, India.

Abstract: In attendance late enthusiasm on structuring multi bit mistake redress (MEC) codes for 32 bit information words which supports quick interpreting for protecting the memories from soft errors. The proposed implementation presents a cost efficient technique to correct multiple bit upsets to save from harm memories against radiation. As technology scales a large number of cells are ordinarily affected by multiple cell upsets. For anticipating the adventure of MCU's sundry error correction codes (ECC) are unremarkably used, but the main obstacle is that they demand more redundant bits, higher intricate encoder & decoder architecture then also superior latency overheads. The area and latency overheads reduced by proposing decimal matrix code(DMC) compared with obtainable hamming code, OLS codes and furthermore improves the memory dependability by uplifting the blunder remedy astuteness. In the projected article novel decimal lattice code dependent on separation-image(divide-symbol) is implemented for improving the memory dependability with lower latency overhead. The maximum mistake location and redress ability is done by using decimal algorithm utilizes by the proposed DMC. Additionally, the encoder-reuse method (ERT) is proposed to limit the territory overheads of additional circuits without exasperating the entire encoding and translating forms. DMC encoder utilized by ERT, is a piece of decoder. Along these lines it outfit for memory fashioners with an extra alternative that can be helpful when making tradeoff between memory dimension and rate The total designs are designed and synthesized in Xilinx ISE with verilog HDL coding.

Keywords : ECC, MCU, DMC, ERT.

I. INTRODUCTION

Delicate mistake causes the serious issue in the unwavering quality of recollections, which won't harm the equipment, just harm the preparing information. Mistake adjustment codes (ECC) are unremarkably utilized for ensuring recollections so blunders don't influence the information they store [1]. Whenever distinguished, by revising remedied information in the spot of mistaken information delicate blunders are adjusted. Framework recollections are delicate to delicate mistakes which influence framework reliability [2]. Memory cells can be unsettled by high vitality neutron particles from earthbound environment or alpha particles came about because of IC bundle material. The memories are joined with an expanding number of electronic frameworks due to technology scales down to nano-scale. At the point when memories work in space conditions the soft error rate (SER) increases rapidly due to ionizing impacts of barometrical neutron, alpha-particles and enormous beams. Single event upset (SEU) is a noteworthy worry about memory unwavering quality, multiple cell upset (MCU) have turned into a genuine dependability worry in such a Consid-erable number of utilizations. To protect to ensure recollections number of methods can be utilized against the delicate mistakes. Traditionally SEC-DED (single error correction- double error detection) codes must be utilized[3], as innovation scales there is a requirement for More dominant blunder adjustment intelligence, for example DEC codes represents an issue as parallel decoders. As compared to SEC-DED codes DEC codes are considerably more intricate what's more, bring about critical increment in area, delay and power [4].

Therefore DEC codes are preferred, that decoded effectively by using OS-MLV (one step- majority logic voting) for example DS (distinguish set) or OLS (Orthogonal Latin Square) codes, while DEC–OLS codes require altogether greater equality check bits. However as technology scales, a solitary molecule hit changes the estimation of more than that of single recollection cell [5]. Much of the time rendered as MCU [6]. The interleaving is normally used to anticipate an MCU from causing more than one blunder in a code word [7] furthermore, punctured distinction set codes have been used [8].

Therefore the existing architecture is having the 3 different architectures for three blocks of encoder, decoder and error correcting circuit but in the case of proposed technique it is having all the encoder, syndrome computation , decoding, error locator and error corrector within one circuit. For dealing with MCU's in memories. For competent correction of MCU's for each word will have a low decoding delay, as of late 2-D lattice codes (MC's)[9] are proposed.

In which single word is partitioned into different lines and numerous segments in sensible. The line bits are ensured by hamming code, while equality code is included

every segment. In the case of matrix code (MC) in view of hamming code twofold blunders are distinguished by hamming, the vertical syndrome bits are enacted with the goal that these twofold mistake bits adjusted. The resultant of MC is it's only capable of correction of double blunders for all circumstances. A methodology that joins decimal algorithm with hamming code imagined and connected at programming level. For detecting and correcting soft errors which uses the addition of integer values. The obtained consequences of this methodology is lower delay overhead different codes. In this paper novel decimal lattice code proposed dependent on partition image given that upgraded memory unwavering quality Utilizes the decimal algorithm means decimal number expansion and decimal whole number subtraction for detecting faults, maximizes error correction capability, then the memory reliability enhanced. For reducing area overheads of extra circuits encoder reuse technique is proposed without aggravating the entire encoding and translating forms, because of ERT utilizes DMC encoder as a segment of decoder.

II. PROPOSED DECIMAL MATRIX CODE

The proposed work specifies, for providing the superior memory reliability decimal matrix code is provided uses the decimal algorithm, builds the blunder identification Potential. The proposed technique of DMC decoder uses the encoder as a reused source. Thus decays the area when compared with extra error correction codes (ECC) Here DMC is guaranteeing dependability within the sight of MCU's with low overheads, and a 32-bit data is encoded and decoded is a model dependent on the proposed DMC strategy.



Figure (1)**:** DMC based fault tolerant memory

1. Block diagram of DMC

The complete diagram of DMC is represented in figure 2. In this, throughout the encoding procedure, data bits i are moved to the DMC encoder , then the flat excess bits f , vertical repetitive bits V are gotten from the DMC encoder.



Figure (2) **:** DMC block diagram

After completion of encoding process the acquired DMC codeword is put away in the memory. If the stored data is error i.e. MCU's occur, these errors must be rectified throughout the decoding process. The decimal algorithm is utilized in this proposed DMC technique for detecting errors so that multi bit errors will be detected and corrected. The superiority of this decimal algorithm is, the DMC is having the higher issue tolerant ability with lesser execution expenses. In this deficiency tolerant memory for decreasing the section overhead of further circuits, the ERT system is implemented.

2. DMC encoder

The DMC proposes, first, it plays out the thoughts of separation image and organize framework, for example images of n bits (n = m × p) is gotten by partitioning the n-bit word, and those images will be organized in a $m_1 \times m_2$ 2-Dimensional framework ($m = m_1 \times m_2$), where m_1 and m_2 esteems speak to the quantities of lines and segments in the intelligent grid separately) The next step is, even repetitive bits f will be created by achieving decimal whole number expansion of chose images for each row. At this point, every image has been appeared as a decimal whole number. Therefore Third step is, the vertical excess bits v will be gotten through paired activity among those bits of each segment. It ought to be noticed the both separation image and Orchestrate network will be executed within sensible rather than physical. In this manner, where proposed DMC don't require any changes on the hardware of memory.

Image-3 image-2 image-1 image-0

i_{15}	i_{14}	i_{13}	i_{12}	i_{11}	i_{10}	i_9	i_8	i_7	i_6	i_5	i_4	i_3	i_2	i_1	i_0	f_9	f_8	f_7	f_6	f_5	f_4	f_3	f_2	f_1	f_0
i_{31}	i_{30}	i_{29}	i_{28}	i_{27}	i_{26}	i_{25}	i_{24}	i_{23}	i_{22}	i_{21}	i_{20}	i_{19}	i_{18}	i_{17}	i_{16}	f_{19}	f_{18}	f_{17}	f_{16}	f_{15}	f_{14}	f_{13}	f_{12}	f_{11}	f_{10}
v_{15}	v_{14}	v_{13}	v_{12}	v_{11}	v_{10}	v_9	v_8	v_7	v_6	v_5	v_4	v_3	v_2	v_1	v_0										

Figure(3) **:** 32-bits sensible association of DMC

Take a 32-bit word for instance, as appeared in figure 3. The all cells of data bits are i_0 to i_{31}. Eight images of 4-bit data is formed by portioning the 32-bit data word. m_1 and m_2 will be picked at a time. Here the flat parity check bits will be f_0 to f_{19}; then vertical parity check bits will be v_0 to v_{15}. Nonetheless, it ought to be referenced with the purpose of the most extreme revision capacity be amended) therefore quantity of excess bits will distinctive when there exist various qualities for m and n will be picked.

In this way, m and n have to be deliberately altered in harmony with expand the remedy ability & limit the quantity of repetitive bits. For instance here, when m=2 x 2 and n=8, just single-bit mistake will be rectified. What's more, the quantity of excess bits is 40. At the point when m=4 x 4 and, 3-bit n = 2 mistakes can be rectified and the quantity of excess bits is decreased to 32. Be that as it may, when m=4 x 4 and n= 4, the most extreme amendment ability is until 5-bits and then quantity of excess bits will be 36. In this paper, so as to upgrade the unwavering quality of storage device like memory, the blunder adjustment capacity is considered as first, so that $m = 2 \times 4$ and $n = 4$ are used for building of DMC code.

The level excess bits f will be acquired by decimal number expansion pursues as follows.

$f_4f_3f_2f_1f_0 = i_3i_2i_1i_0 + i_{11}\, i_{10}i_9i_8$ ----------(a)

$f_9f_8f_7f_6f_5 = i_7i_6i_5i_4 + i_{15}\, i_{14}i_{13}i_{12}$ ----------(b)



Figure(4) **:** encoder of DMC

Also, comparatively for the even repetitive bits $f_{14}\ f_{13}\ f_{12}\ f_{11}\ f_{10}$ and $f_{19}\ f_{18}\ f_{17}\ f_{16}\ f_{15}$, therefore "+" speaks to decimal whole number expansion.

Likewise, for vertical excess bits v, will also have, comparatively for the rest vertical repetitive bits.

$v_0 = i_0 \oplus i_{16}$---------- (c)

$v_1 = i_1 \oplus i_{17}$ ----------(d)

The encoding will be accomplished by decimal & double expansion activities from equations (a) to (d). encoder will processes repetitive bits utilizing multibit adders & xor entry ways is appeared in figure 4. In figure 4, $f_{19} - f_0$ will be flat excess bits, $v_{15} - v_0$ represents vertical repetitive bits, in addition with the rest of the bits $x_{31} - x_0$ are data bits that are legitimately duplicated from i_{31} to i_0.

3. DMC Decoder

To acquire a word being redressed, unraveling procedure will be requisite. For instance, 1st step is, got repetitive bits $f_4f_3f_2f_1f_0$' and v_0'-v_3' are created by the received data bits I. then 2nd is, flat disorder bits Δf4f3f2f1f0 and vertical disorder bits $S_3 - S_0$ will be determined as pursues:

$\Delta f_4f_3f_2f_1f_0 = f_4f_3f_2f_1f_0' - f_4f_3f_2f_1f_0$--------- (e)

$S_0 = v_0' \oplus v_0$ ----------(f)

Also, likewise for rest of vertical disorder bits, therefore symbol "−" indicates decimal whole number subtraction. At the point when $\Delta f_4f_3f_2f_1f_0$ and S_3 to S_0 are equivalent with zero, then put away codeword has unique information content in image 0 where no blunders take place



extra circuit	E_n signal		Function
	Read	write	
encoder	0	1	Encoding
	1	0	Compute syndrome bits

Figure(5) **:** ERT used DMC decoder

At the point when Δ $f_4f_3f_2f_1f_0$ and S_3 to S_0 are not zeroes, therefore instigated blunders (quantity of mistakes will have 4 for the situation) will be distinguished & situated in image 0, after that these mistakes be able to remedied by

i_c (corrected information) = $i_0 \oplus S_0$.....(g)

The projected DMC decoder has portrayed in figure 5, which will be comprised of the accompanying sub units, after each accomplish a particular assignment in translating procedure. Disorder bits (syndrome cruncher), mistake locator, and blunder rectifier. It tends to be seen from this assume that excess bits must and should recomputed from gotten data bits I and contrasted with first arrangement of repetitive bits so as for acquiring the disorder bits Δf and s. s indicates the disorder bits(syndrome bits). At that point blunder locator utilizes Δf and s for recognizing & find where the bits a few mistakes happen in. At long last, within the blunder rectifier, such mistakes be able to amended by rearrangement of estimations of blunder bits.

In the projected plan, circuit region of DMC will be limited by recycling of encoder. Such type of process popularly known as ERT. This ERT must decreases the zone overhead of DMC exclusive of aggravating of whole programming and translating forms. From figure 4, it very well may seen that such DMC encoder will likewise reused in support of acquiring the disorder bits in case of DMC decoder. In this manner, the complete path zone of DMC will be limited because of utilizing the current circuits of that encoder. In addition, this figure likewise demonstrates the future decoder through an empower signal En for choosing either the encoder should be a piece of decoder.

By the end, E_n sign has been utilizing to recognize encoder from decoder, and it has under the influence of the compose & read flag in memory. Along these lines, throughout the encoding (compose) process, the DMC encoder acts just an encoder in the direction of executing the encoding activities. During any case, in interpreting (read) process, that encoder be utilized in favor of registering the disorder bits within the decoder. These plainly show how the region overhead of additional circuits can be significantly diminished.

4. Advantage of decimal ED:

The recognition strategy of decimal mistake discovery utilizing the proposed structure appeared in figure 2 is portrayed from top to bottom in figure 6. As an issue of first significance, the even repetitive bits $f_4f_3f_2f_1f_0$ are acquired from the starting of primary data bits in images 0 and 2 as indicated by (a)

$f_4f_3f_2f_1f_0 = i_3i_2i_1i_0 + i_{11}i_{10}i_9i_8$
= 1100 +01100
= 10010……..(h)

At this point when MCU's happen in image 0 & image 2, i.e. Bits in image 0 are vexed to "1111" from "1100" ($i_3i_2i_1i_0$=1111) and the bits in image 2 be vexed to "0111" from "0110" ($i_{11}i_{10}i_9i_8$'=0111).



Figure(6) **:** Improvement of decimal-ED

In the process of translating procedure, got level excess bits $f_4f_3f_2f_1f_0$ are 1st registered, which pursues like as:

$f_4f_3f_2f_1f_0$'= $i_3i_2i_1i_0$ '+ i_{11} $i_{10}i_9i_8$'

=0111+1111

=10110…….(i)

At that point, the even disorder bits

$\nabla f_4f_3f_2f_1f_0 = f_4f_3f_2f_1f_0' - f_4f_3f_2f_1f_0$

=10110-10010

=00100……(j)

If decimal estimation of $\nabla f_4f_3f_2f_1f_0$ isn't "zero", will speaks to that mistakes have to be identified and situated in image0/image 2. In this manner, the exact area of bits which are flipped will be situated by utilizing vertical disorder bits s_3 to s_0 & s_{11} to s_8. Finally, each and every mistakes of these will be rectified by equation (g). Along these lines, dependent on decimal calculation, extended method will be having higher resistance capacity for determining memory against MCU's.

III. SYNTHESIS RESULTS

The proposed DMC has actualized in verilog HDL, reproduced by Xilinx. In favor of reasonable examinations OLS codes are utilized for references. The territory control and basic way postponement of circuits have been acquired by utilizing Xilinx programming. The aftereffects of inclusion are appeared in table 1. It contributes that, projected DMC must be having the predominant assurance stage contrasted and different codes. Hence, resultant outcomes indicate how our proposed system gives single bit, two fold blunder remedy, yet additionally give successful tolerant abilities against huge MCU's that surpass the exhibition of different codes.

Table1:delay, power, area and corrected bits analysis of OLS and DMC codes

S.no	Ecc Codes	Delay (ns)	Power	Area (lut)	Corrected bits
1	OLS	1.26	0.321	97	2
2	DMC	3.81	0.117	184	8

IV. CONCLUSION

Here, undertaking the novel per-code DMC was proposed to ensure the trustworthiness of memory. The proposed security code utilized decimal estimation to recognize bumbles, with the objective that more missteps were recognized and redressed. The outcome demonstrates that the proposed plan has an unrivaled insurance level against huge MCU's in memory. The advantage of using decimal count is that the misstep area limit is extended with the objective that the steadfastness of memory is updated. Other than, the encoder reuse technique (ERT) is proposed to constrain the territory overhead of additional circuits.

The main downside of proposed DMC is that the higher number of dreary bits are required to keep up higher unwavering quality of memory. Along these lines, future scope of this project will be directed for the decrease of repetitive bits and the support of the relentless nature of the proposed procedure.

REFERENCES

[1] C. L. Chen and M. Y. Hsiao, Error-correcting codes for semiconductor memory applications: A state of the art review, IBM J. Res. Develop., vol. 28, No. 2, pp. 124-134, 1984.

[2]R. C. Baumann, "Radiation induced soft errors in advanced semiconductor technologies," IEEE Trans. Device mater. Reliab., vol.5, no. 3, pp. 301-316, 2005.

[3] V. Gherman, S. Evain, N. Seymour, and Y. Bonhomme, Generalized parity check matrices for SEC-DED codes with fixed parity, in Proc. IEEE On Line Testing Symp., July 2011.

[4] R. Naseer and J. Draper, DEC ECC design to improve memory reliability in sub 100 nm technologies, Proc. IEEE ICECS, pp. 586- 589, 2008.

[5]E. Ibe , H. Tanigunchi, Y. Yahagi, K. Shimbo, and T. Toba, "impact of scaling on neutron-induced soft errors rate in SRAMs from a 250 nm to a 22nm design rule," IEEE Trans. Electron Devices, Vol. 57, no. 7, pp. 1527-1538, jul. 2010.

[6]R. K. Lawrence and A. T. Kelly, "single event effect induced multiple cell upsets in a commercial 90 nm CMOS digital technology," IEEE Trans. Nucl. Sci., vol. 55, no. 6, pt. 1,pp.3367-3374, dec.2008

[7] S. Baeg, S. Wen, and R.Wong , "SRAM interleaving distance selection with a soft error failure model," IEEE Trans. Nucl.sci., Vol.56, no. 4, pt. 2, pp. 2111-2118, aug.2009.

[8] P. Reviriego, M. Flanagan, and J. A. Maestro, " A(64,45) triple error correction code for memory applications ,"IEEE Trans. Device Mater. Rel., Vol. 12, no. 1, pp. 101-106, Mar. 2012.

Author's profile:

P.VASANTHI, M.Tech, ECE Department, JNTU-ACEA, Anantapuramu, A.P India.

R.SANDHYA, Assistant Professor(Adhoc), ECE Department,JNTUACEA Ananthapuramu, A.P, India.