

# Utilization of Low Power Linear-Phase FIR Filter or Reconfigurable Applications

Mrs.P.Pushpalatha, Gunupuram Taruna Kumari

Assistant professor, PG student,  
Department of Electronics and Communication Engineering,  
UCEK JNTU Kakinada, East Godavari, AP, India.


**Abstract:** In multiplier less FIR filter, tremendous effects came into existence to minimize the adders which are present in the multiplier block, for the sake of reducing total area of chip and consumption of power. If the adder's quantity in multiplier block is less in number then there is no need to minimize the power consumed in a FIR circuit. Here comes a power oriented method of optimization in a linear phase finite impulse response filter used in our system. In search of discrete coefficient algorithm, we use the power index which has the average adder depth in structural adders. The existing systems techniques uses transposed form configuration, the drawback are less efficiency and area complexity. Instead the adders search of coefficients pairs which minimizes adders, in order to get coefficients pair that reduces the AAD addition adder depth of SA's structural adders. By using stable and reconfigurable applications they are developed to find discrete coefficient. As a result, area complexity reduces with increases performance and high efficiency is obtained. XILINX system generator toolbox is required for circuit implementation.

**IndexTerms -** Transposed form FIR, multiple constant multiplication (MCM), Low power, block processing, VLSI.

## I. INTRODUCTION

FIR filter which acts as a frequency selective network, which is used in modifying the input signal in order to facilitate further processing in DSP systems. FIR digital filters are used in some applications of DSP systems; such as, speech processing, cancellation of echo, and various applications including software defined radio. Many of these applications require FIR that has higher orders to meet certain frequency criteria. In digital communication which is in high speed these FIR filters should support higher sampling rate. The no of multipliers adders which are required for output of filter will increase rapidly with respective with the filter order. The nodes will have up to some extent battery power. To extend or to increase the lifetime of a network these batteries should be used in order to increase the life time of a network. The energy consumption of each node-will vary with its communication

State: transmitting, receiving, listening or sleeping modes. Scholars are working on thesis principle to increase the nodes battery lifetime. Whereas for deciding the node that should select for communication. We use routing algorithm as it plays a vital role in energy efficiency. In signal processing applications filter coefficients remain constant very often. This features realization of multiplication. Finite impulse response filters is having two maintain the coherences of the specifications, configurations, known as transposed form and direct form FIR filter.



**Fig.1 (a) transposed direct form FIR structure  
(b) Shift-add implementation of the MCM block**

For efficient realization of FIR filter several design are made to be designed by researcher. To store pre computed results we use lookup tables (LUT's) in DA based design. The transposed FIR in fig.1 needs only N delay units, N represents order of filter. By back pedaling the numerator and denominator sectors orders in direct form we can obtain this structure. Hence once can identify that the both delay columns which taps the centers and can be merged as they are redundant. The drawback of the transposed form is it increases the possibilities of arithmetic overflow for FIR filter which is high and resonance can be increased. In this paper, we realize the possibility of block FIR filter in transposed form configuration to take the benefit of MCM method and pipelined for delay and area. The main contributions of this paper are as follows:

1. The computational performance analysis of transposed FIR and deriving of flow graph with reducing register complexity.
2. In transposed FIR filter block processing is used.
3. For reconfigurable applications we design transpose FIR filter block.
4. Using MCM technique for block implementation of Fixed FIR filter low complexity method is designed.

## II. EXISTING SYSTEM

In the previous paper we have used multiple constant multiplication algorithms MCM. It is an arithmetic operation like addition, subtraction, multiplication and shifting. But in this paper we have used multiplier less multiple constant multiplication algorithms to decrease the area complexity of the chip. The regular structure of the transposed form FIR filter is not changed just we can change multiplier block. In the place of multiplication we have used shifting. From a circuit Fig.2, MCM dominates the complexity of the whole category of linear time invariant (LTI) system like FIR filters to be implemented, MCM must avoid costly multipliers. The hardware alternative must be multiplier less, i.e. using only additions, subtractions and shifting. In this project we have used left shifting it can be compared to the multiplier because we have to show the difference between the performance of FIR filter by using multiplier and multiplier less MCM algorithms. The computational complexity of MCM is conjectured to be NP-hard. Because of increasing the demand in high – speed and low-power design MCM algorithm is most preferable to obtain the low power optimization designs. It has so many advantages compared to the existing MCM algorithms. But coming to my project I want to analyze to find the parameters like area, delay and dynamic power. The upper-depth (AD) and average (Avg) are known with exact analytic formulas.

$$AAD = \frac{1}{N} \sum_{i=1}^N AD(i)$$

Where AD (i) is the adder depth of  $i^{\text{th}}$  interval  
N no of iterations of adder depth




Fig.2 Transpose form type-I configuration for block FIR structure

This features not only allows design to get a pre-implementation on area, speed and power, but it also enables synthesis tool to rapidly satisfy user constraints and performs necessary trade-offs without the ‘endless’ feedbacks looking for the appropriate solution. For a given number M of nonnegative constraints with a bit-length N, RADIX-2r exhibits a sub linear runtime complexity  $O(M \cdot N/r)$ . Adder – Depth (AD) is not only a measure of the critical – path (speed), but also a good indicator of the power consumption. I want to compare the existing method to the design of FIR filter by using Wallace tree multiplier and kogg stone adder. Because the existing method is multiplier less so we are to clearly explain the difference between performance analysis of FIR filter by using multiplier and without multiplier. The Wallace tree multiplier has to a fast way to multiply two binary integers.

Any multiplier has 3 stages:

- (a) .Partial products
- (b) .partial products addition
- (c) .final addition




Fig.3 Transpose form type-II configuration for block FIR structure

Then the comparison between the FIR filter by using with a multiplier and without multiplier is shown in Table.1. If the above table we consider the dynamic power like it will be tells about the consumption of power in transistor switching. Static power is not consider because the static power is different in different IC family. We want to consider spartan6 its static power is 13.69mW. It is represents the base paper improvement result

Table 1.Comparison between WTM&KSA and existing method

Method	Delay (ns)	Area	Dynamic power (mW)
WTM&KSA	1.641	982	1.86
MCM	2.058	426	0.75

**III. PROPOSED SYSTEM**

The configured structure for block FIR is shown in Fig.4 for size L=4. Block size consists of one register unit, one selection unit, one IPU. It can be implemented by using N ROM LUT’s and can be obtained in one clock cycle. Where N is filter length. The RU receives  $X_k$  during  $K^{th}$  cycle and produces L rows in parallel. The M IPU’s also receive M short weight vector form CSU during  $K^{th}$  cycle. Each IPU has vector product of  $S_o^K$  with short weight vector. In every cycle, the structure receives a block of inputs ‘L’ and produces a block of outputs ‘L’. Where the duration of cycle is  $T = T_M + T_A + T_{FA} \log_2 L$ .




Fig.4 Proposed structures

Then the equation of FIR filter is

$$Y(z) = z^{-1} \cdot z^{-1} (z^{-1} \cdot r_{m-1} + r_{m-2} + r_{m-3}) \dots + r_1 + r_0.$$

Where  $r = S_o^K$

For low complexity realization multiplications are required to map to the MCM units. We will show that proposed formulation for MCM based implementation of block FIR can on make using symmetry in input to minimize no of shift-add operations in MCM blocks.

**A. PROPOSED SYSTEM EQUATIONS:**

By using Keizer's formula, we can find the order of the filter: then the equation becomes

$$N = \frac{[-20 \log_{10} \sqrt{(\omega_p \cdot \omega_s) - 13}]}{14.6(\omega_s - \omega_p)/2\pi}$$

Where  $\delta_p$  and  $\delta_s$  is pass band and stop band ripples  
 $\omega_p$  and  $\omega_s$  is pass band and stop band frequencies

The desired filter coefficients are obtained by equation

$$h(n) = h_d(n) * W(n)$$

Then  $h_d(n) = \frac{1}{2\pi} \int_{-\omega_c}^{\omega_c} H(\omega) * e^{j\omega n}$   
 $W(n) = \alpha + (1-\alpha) \cos\left(\frac{2\pi n}{N-1}\right)$

Where  $\omega_c$  = cut-off frequency  
 $\alpha$  = hamming window

**B. RECONFIGURABLE APPLICATIONS:**

A filter is a circuit capable of passing certain frequencies while attenuating other frequencies. Thus, a filter can extract important frequencies from signals that also contain undesirable frequencies. In the field of electronics, there are many practical applications for filters. Examples:

1. Radio Communications
2. DC Power Supplies
3. Audio Electronics
4. Analog-to-Digital Conversion

**IV. SIMULATION AND RESULTS**

If the reconfigurable coefficients can be derived from the filter length like the filter order is 15 and its pass band ripple values become 0.01 and 0.01. It will do by using MATLAB software. Magnitude and phase plots become shown in Fig.5 and Fig.6.




Fig.5 magnitude plot




Fig.6 Phase plot

To implement the stable and reconfigurable coefficients Transpose form and also in cascaded form FIR filter is simulated using Xilinx Tool. The family of integrated circuit is spartan6 and the code will be written in behavioral structure. The area (no. of LUT's and flip-flops clock buffers and I/O buffers), delay and power were analyzed for reconfigurable circuits. For analyzing it is observed that the area is reduced when compared to the direct form FIR filter. The area of the transposed form of reconfigurable coefficients is less when compared to the cascaded form. But the delay will be reduced in both in reconfigurable transposed form and cascaded form compared to the direct form filter. Dynamic power also compared because the real power is observed in on-board but in this paper we consider only simulation that's way we can analyze the performance of the dynamic power. Static power is negligible in this case because static power is different in different IC families. It is constant at that IC family, so we are not considering the static power.

In Fig.7 RTL schematic view, when the structure is divided into two different blocks and at the end it will be added.




Fig.7 RTL schematic view

In Fig.8 experimental result of FIR filter, it is a simulation result of reconfigurable coefficient transposed form FIR block with two coefficients. The input given to the filter is 00000101 and the output achieved for the filter is 0001101100110100. The delay for the reconfigurable transposed form FIR filter structure is 1.64ns. The delay for compared to the direct form filter delay. The delay of the direct form FIR filter structure is 2.94ns.




Fig.8 Experimental Result of FIR Filter

The total number of LUT'S utilized in the reconfigurable FIR is 135; the flip-flops are 52, no of bonded input/output buffers 25 and the number of slices 70. The LUT'S, Flip-flops are reduced when compare to the direct form FIR filter The length of the reconfigurable transposed form and cascaded form FIR filter is increased like 8-bit, 16-bit, 32-bit and 64-bit. Then the comparison of area, delay and dynamic power is shown in below Table 2.

TABLE.2 COMPARISION TABLE

LENGHT	DELA Y (ns)	AREA (LUT's )	DYNAMIC POWER(mW)
8-bit	2.446	294	0.45
16-bit	3.312	312	0.96
32-bit	4.562	384	1.86
64-bit	5.963	419	2.73

Graphical representation of reconfigurable transposed form FIR filter at different lengths is shown in Fig.9




Fig.9 comparison of delay, area and power

## V. CONCLUSION

In this paper, we have performed the design of cascaded form FIR and reconfigurable coefficient of transposed form FIR filter. At its nature transposed form FIR filter is a pipelined structure, in reconfigurable coefficients. MCM technique implementation is a bit difficult. But in reconfigurable coefficients transposed form FIR filter, the area and dynamic power can be minimized up to some extent by using MCM technique. In reconfigurable transposed form FIR filter we use the multiplier design, the structure which we have implemented. i.e., transposed form FIR filter will have less area and dynamic power compared with direct form FIR. In future delay can be further minimized by applying various techniques in transposed FIR filter.

## REFERENCES

- [1] J. G. Proakis and D. G. Manolakis, *Digital Signal Processing: Principles, Algorithms and Applications*. Upper Saddle River, NJ, USA: Prentice-Hall, 1996.
- [2] T. Hentschel and G. Fettweis, "Software radio receivers," in *CDMA Techniques for Third Generation Mobile Systems*. Dordrecht, the Netherlands: Kluwer, 1999, pp. 257–283.
- [3] J. Mitola, *Software Radio Architecture: Object-Oriented Approaches to Wireless Systems Engineering*. New York, NY, USA: Wiley, 2000.
- [4] J. Park, W. Jeong, H. Mahmoodi-Meimand, Y. Wang, H. Choo, and K. Roy, "Computation sharing programmable FIR filter for low-power and high-performance applications," *IEEE J. Solid State Circuits*, vol. 39, no. 2, pp. 348–357, Feb. 2004.
- [5] K.-H. Chen and T.-D. Chiueh, "A low-power digit-based reconfigurable FIR filter," *IEEE Trans. Circuits Syst. II, Exp. Briefs*, vol. 53, no. 8 pp. ,617–621, Aug. 2006.
- [6] P. K. Meher, "Hardware-efficient systolization of DA-based calculation of finite digital convolution," *IEEE Trans. Circuits Syst. II, Exp. Briefs*, vol. 53, no. 8, pp. 707–711, Aug. 2006.
- [7] K. K. Parhi, *VLSI Digital Signal Processing Systems: Design and Implementation*. New York, NY, USA: Wiley, 1999.
- [8] B. K. Mohanty and P. K. Meher, "A high-performance energy-efficient architecture for FIR adaptive filter based on new distributed arithmetic formulation of block LMS algorithm," *IEEE Trans. Signal Process.*, vol. 61, no. 4, pp. 921–932, Feb. 2013.
- [9] R. Mahesh and A. P. Vinod, "New reconfigurable architectures for implementing FIR filters with low complexity," *IEEE Trans. Comput.-Aided Design Integr. Circuits Syst.*, vol. 29, no. 2, pp. 275–288, Feb. 2010.