# IMPLEMENTATION OF A LOW AREA AND FAST SPEED MULTIPLIER FOR ALU USING VEDIC MATHEMATICS

#### SATYAM BHARDWAJ

B.Tech , Department of Electronics & Telecommunication Bhilai Institute of Technology, Durg (491001) Chhattisgarh, India

#### SWATI AGRAWAL

Associate Professor, Department of Electronics & Telecommunication Bhilai Institute of Technology, Durg (491001) Chhattisgarh, India

#### **RAHUL NEMA**

B.Tech, Department of Electronics & Telecommunication Bhilai Institute of Technology, Durg (491001) Chhattisgarh, India.

#### **Abstract :-**

Vedic mathematics is the name given to the ancient Indian system of mathematics that was rediscovered in the early twentieth century from ancient Indian sculptures (Vedas). This paper proposes the design of high speed Vedic Multiplier using the techniques of Vedic Mathematics that have been modified to improve performance. The ever increasing demand in enhancing the ability of processors to handle the complex and challenging processes has resulted in the integration of a number of processor cores into one chip. Still the load on the processor is not less in generic system. This load is reduced by supplementing the main processor with Co- Processors, which are designed to work upon specific type of functions like numeric computation, Signal Processing, Graphics etc. The speed of ALU depends greatly on the multiplier.Vedic Mathematics is the ancient system of mathematics which has a unique technique of calculations based on 16 Sutras. Employing these techniques in the computation algorithms of the coprocessor will reduce the complexity, execution time, area, power etc. This work presents different multiplier architectures. Multiplier based on Vedic Mathematics is one of the fast and low power multiplier.

Keywords — Vedic mathematics ,Urdhva Tiryakbhyam Sutra ,Vedic multiplier.

## I. INTRODUCTION

The word 'Vedic' is derived from the word 'Veda' which means the store-house of all knowledge. It deals with various branches of mathematics like arithmetic, algebra, geometry etc. Vedic mathematics is the name given to the ancient system of mathematics. It is a technique of calculations based on simple rules and

principles with which many mathematical problems can be solved, be it arithmetic, algebra, geometry or trigonometry. It is mainly based on sixteen principles which are termed as Sutras.

The system is based on 16 Vedic sutras which are actually word formulae describing natural ways of solving a whole range of mathematical problems. The beauty of Vedic mathematics lies in the fact that it reduces the calculations in conventional mathematics to a very simple one. This is so because the Vedic formulae are claimed to be based on the natural principles on which the human mind works.

#### These Sutras along with their brief meanings are enlisted below alphabetically.

- 1) (Anurupye) Shunyamanyat -If one is in ratio, the other is zero.
- 2) ChalanaKalanabyham -Differences and similarities.
- 3) Ekadhikina Purvena- By one more than the previous One.
- 4) Ekanyunena Purvena -By one less than the previous one.
- 5) Gunakasamuchyah-Factors of the sum is equal to the sum of factors.
- 6) Gunitasamuchyah-The product of sum is equal to sum of the product.
- 7) Nikhilam Navatashcaramam Dashatah -All from 9 and last from 10.
- 8) Paraavartya Yojayet-Transpose and adjust.
- 9) Puranapuranabyham -By the completion or noncompletion.
- 10) Sankalana- vyavakalanabhyam -By addition and by subtraction.
- 11) Shesanyankena Charamena- The remainders by the last digit.
- 12) Shunyam Saamyasamuccaye -When the sum is same then sum is zero.
- 13) Sopaantyadvayamantyam -The ultimate and twice the penultimate.
- 14) Urdhva-tiryakbhyam -Vertically and crosswise.
- 15) Vyashtisamanstih -Part and Whole.
- 16) Yaavadunam- Whatever the extent of its deficiency

A simple multiplier (referred as Vedic multiplier) architecture based on the Urdhva Triyakbhyam (Vertically and Cross wise) Sutra is presented. This Sutra was traditionally used in ancient India for the multiplication of two decimal numbers in relatively less time. In this paper, after a gentle introduction of this Sutra, it is applied to the binary number system to make it useful in the hardware. The hardware architecture of the Vedic multiplier is presented.[10]

#### II. METHODOLOGY

The multiplier is based on an algorithm Urdhva Tiryakbhyam of Vedic Mathematics. Urdhva Tiryakbhyam Sutra is a general multiplication formula applicable to all cases of multiplication. It literally means "Vertically and crosswise".




Figure 1: Example of multiplication using URDHVA TRIYAKBHYAM




Figure 2: Architecture of Urdhva Trikyakbhyam

Based on the above architecture and the logic, the schematic is drawn in Xilinx ISE 9.2i Tool for design and testing various multiplier implementations. Design entered in the form of schematic .Various simulations are done for early testing. Input has been given through a test bench waveform. Synthesis reports and simulations (Post-route simulation) have been done for device Virtex XCV 300 - 6PQ240.

# III. RESULT

손소(十百百百百百百百百百百百百百百百百百百百百百百百百百百百百百百百百百百百百	×									350.0
roes for. Behavioral Smulation	Current Simulation	0		210		403		600	800	10
e vedc_nutpler	Time: 1030 ns			1		401		1 1	800	10
[] scv300-6pq241	a0	1								
B st (b1dow)	a1	0								
	a2	1								
Country of Family R Dentes	a] a3	1								
Sources 👩 Snapshots 🐧 Libraries	8/1 50	0								
	× 81 b1	1								
	a 12	1								
tb1-tb1-testbench_arch	8 03	1								
- 28=0 - 28=1	3 Cô	1								
- 201 m 2	6 10	0								
2010	0,110 0,111	1		_						
300		1				-	_			
all s1	<b>3</b> 1172	_		_	_	Ц				
- 2. 22	<b>6</b> 1 13	0		_						
3 <b>1</b> 03	<mark>8,1</mark> r4	1								
and a second sec	ēn <mark>16</mark>	1								
- 24-1	81 <mark>1</mark> 6	0								
382 384 384 384 384 €UUT-vestorke_mutatier-88HAVORAL										
	> ( )	< >								
Processes Sin Herarchy-fb1	🗶 Design Summary	Sinula	tion							
This is a lite version of ISE Simulator. Simulator is doing circuit initialization process. Finished circuit initialization process.	Sm Console - fs 1									


Figure 3: Input- Output Waveform

#### **Description:**

- a : Input data 4 bit
- b : Input data 4 bit
- r0- c6 : Output data 8 bit
- a3- a0 = 1110
- b3- b0 = 1101
- c6-r0 = 10110110

	) * E F & X & E X   * * * X X * * *	8 % % 8 0 0 <i>P</i> % # % #	S 🖬 🖉	[1] # 計算:	V 22.1	00	
Betweender       Betweender       Betweender       Betweender         Bilderstellender       Betweender       Betweender       Betweender         Bilderstellender       Betweender       Betweender       Betweender       Betweender         Bilderstellender       Betweender       Betweender       Betweender       Betweender       Betweender         Bilderstellender       Betweender		X EPGA Design Summary	Destination:	C6 (PAD)			
Control (C)	roes for Synthesia/heplementation	Design Overview					
Car control       Can control	Vedic multipler	A Summer	Data Path: B1	to C6			
Big Back Builder 1000 (ALL) # 100 (ALL) # 1000 (ALL) # 10000 (ALL) # 1000 (ALL) # 1000 (ALL) # 1000 (ALL	C xcv300-6eq240	- D IOB Properties					
	- B.B. underfind on Ander Ander Stat on Atolan scint	D Tenno Constructo			Delay	Delay	Logical Name (Net Name)
Burgers         Burgers <t< td=""><td></td><td></td><td></td><td></td><td></td><td></td><td></td></t<>							
Date:         Distant Wares (1)         Description           Based:         Universe (1)         Description         1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0				4			
By detail (1) using (1)         By detail (1) <t< td=""><td></td><td></td><td></td><td>÷.</td><td></td><td></td><td></td></t<>				÷.			
Series Access from the soft optimized for the soft optimized foptimized for the soft optimized for the soft optimi	Sources 👩 Snapshots 🌔 Libraries						
Barlier Schulder         Die Wansen           Wallemein Schulder         Die Wansen           Ower die Schunder         Die Wansen           Die Wansen         Die Wansen <td></td> <td></td> <td></td> <td></td> <td></td> <td>1.035</td> <td>ALAL_SO/ALAL_6 (ALAL_SO/ALAL_S)</td>						1.035	ALAL_SO/ALAL_6 (ALAL_SO/ALAL_S)
Biological Status         Dispute	881)					1.025	T 94 00 (TOE)
Modeling Source (browning Source)       Discriptionsource (browning Source)       Discriptionsource (browning Source)       Discriptionsource (browning Source)       Discriptionsource (browning Source)         Discriptionsource (browning Source)       Discriptionsource (browning Source)       Discriptionsource (browning Source)       Discriptionsource (browning Source)       Discriptionsource (browning Source)         Discriptionsource (browning Source)       Discriptionsource (browning Source)       Discriptionsource (browning Source)       Discriptionsource (browning Source)       Discriptionsource (browning Source)         Discriptionsource (browning Source)       Discriptionsource (browning Source)       Discriptionsource (browning Source)       Discriptionsource)       Discriptionsource)         Discriptionsource (browning Source)       Discriptionsource)       Discriptionsource)       Discriptionsource)       Discriptionsource)         Discriptionsource)       Discriptionsource)       Discriptionsource)       Discriptionsource)       Discriptionsource)         Discriptionsource)       Discriptionsource)       Discriptionsource)       Discriptionsource)       Discriptionsource)         Discriptionsource)       Discriptionsource)       Discriptionsource)       Discriptionsource)       Discriptionsource)       Discriptionsource)         Discriptionsource)       Discriptionsource)       Discriptionsource)       Discriptionsource)       Discriptions	esses for xedo4ot_multpler						
Over the Survey         Description	Add Existing Source					1.000	1_36_57 (6)
C Workson              Big Big Results Big Constances Big Constances	Create New Source					1.035	MINI 39/MINI 10 (MINI 39/MINN 36)
Description         B (Corect Need)         Distribution         Distributio	E Vew Design Summary						
© Understeinen © Understeinen © Spärtnen vort © Generen Programmen File © Generen Programmen File	Design Utilities	Al Current Messages				1.035	I 36 119 (51)
States Str.         B Servers Not         B Servers Not         B Servers Not           States Not         B Servers Not		E Detailed Reports					
Operate Registing File		Synthesia Report					
<u>Operation (not)</u> <u>Deeps hypering (he)</u> <u>Deeps hypering (he) (he) (he) (he) (he) (he) (he) (he)</u>		Translation Report				1,440	XLXI 39/XLXI 18 (XLXN 38)
In Dame with a low of the low of		V Nap Report	ANDC:II->O	1	0.573	1.035	XLXI 40/XLXI 6 (XLXI 40/XLXN 27)
Software Class Sarray Honorat         Software Class Sarray Honoration Software Class Sarray Honoration Honoration Software Class Sarray Honoration Honoration Software Float Honoration Honoratio Honoration Honoration Honoration Honoratio Honor	2 Generate Programming He	D Dans and Rude Bared	begin scope				
- Olympic and Seget VXXI (3-0171) <sup>27</sup> - Olympic and Seget VXI (3-0171) <sup>27</sup> - Foreast View Seget VXI (3-0171) <sup>27</sup> - Olympic and Seget VXI (3-0171) <sup>27</sup> - Olympic and Seget VXI (3-0171) <sup>27</sup> - Olympic and Seget VXI (3-0171) <sup>27</sup> - Foreast View Seget VXI (3-0171) <sup>27</sup> - Olympic and Seget VXI (3-0171) <sup>27</sup> - Olympic and Seget VXI (3-0171) <sup>27</sup> - Olympic and Seget VXI (3-0171) <sup>27</sup> - Foreast View Seget VXI (3-0171) <sup>27</sup> - Olympic and Seget VXI (3-0171) <sup>27</sup> - Olympic and Seget VXI (3-0171) <sup>27</sup> - Olympic and		Synthesis Report	OR3:10->0	1	0.573	1.035	1 36 88 (135)
Deep Hearty Sayles         Alf Coll-So         1.035         1.0		Synthesis Options Summary				1.332	I_36_87 (0)
-105, kees         -105, k		HOL Complation					A BAT AND AND A MADE TO A DATA AND
-HOLerime         -HOLerime <t< td=""><td></td><td>Design Herarchy Analysia</td><td></td><td></td><td></td><td></td><td></td></t<>		Design Herarchy Analysia					
Avanced KG Spreas busices/Spreas Pates/Spreas Pates/Spreas         - OHUT1-00         4.707         C g (DDT (CG) <sup>-1</sup> Sprease Pates/Spreas         - Total         33.058ss (41.358s.1001C, 11.458s roots) (42.48 logic, 57.38 roots)           Fromeser         - Total         31.058ss (41.358s.1001C, 11.458s roots)           Total         31.058ss (41.358s.1001C, 11.458s roots)           CFU : 2.02 / 2.13 #   Elaperd : 2.00 / 2.00 #           Total time: 0 #ecs           Processe "Stensarte Fost-Flace & Roots Static Timing" completed successfully							
Inscretighten Haw Spot         Total         33.098ms (4.150m logic, 13.046ms roots) (42.04 logic, 57.34 roots)           Processet         E Demp Samary           Total timer 0 secs         E           Processe Viscences Fisce 4 Roots Static Timing* completed successfully				1		1.035	
Database         Databaase         Database         Database							CE_OBUF (CE)
hur Boot (42.4% Iogi6, 57.3% route) (42.4% Iogi6, 57.3% route) (FF : 2.62 / 2.13 # Elaperd : 2.09 / 2.00 # ( Frommer Total time: 0 sec# Frommer Fromm							
Process Total time: 0 secs Process "Stenarte Fost-Flace & Route Static Timing" completed successfully			Total		33.09508		
Norman Company Samay Total timer O secs Process "Senerate Fost-Flace & Route Static Timing" completes successfully		Binal Beport				140.04	( logic, s).s4 rouse)
Noceane Control Contro							
Nonese E Deep Sammary Total time: 0 secs Process "Generate Fost-Place & Route Static Timing" completed successfully				3 s   Elapsed	: 2,00 /	2.00 #	
Total timer 0 secs Process "Venerate Post-Flace 4 Royte Static Timing" completed successfully	Processes	1-	¢	_			
Process "Generate Fost-Flace & Note Static Timing" completed successfully		L cesar summary					
	Total time: 0 secs						
	Process Meserate Post-Place & Route Statio Timing	completed successfully					
	Provess Generate cost-ridge & Route Static Himing.	combraces anneaprilly					







# **IV. SYNTHESIS RESULT**

Method	No. of slices out of 3072	No. of LUTs out of 6144	Path Delay
Vedic	16	29	33.095 ns
Multiplier			
Array	293	509	88.718 ns
Multiplier			

## V. ADVANTAGES

- Increase the Speed of the system
- To acquire good efficiency of the system
- Reduce the path delay in the multiplier
- Decrease the no. of slices out of 3072
- Decrease the no. of LUT's out of 6144

# VI. CONCLUSION

The number of LUT's for the design of array multiplier is more than that of the vedic multiplier. As number of LUT's is less in the vedic multiplier, so there will be less switching time and thus the power consumption will be less. Also the required area for the implementation is less, since the total equivalent gate count for the design of vedic multiplier is lesser than that of array multiplier as shown above in the design summary. Thus it can be concluded that Vedic Multiplier is superior in all respect like speed, delay, complexity, power.

# **VII. REFERENCES**

[1] Akshata R., V.P. Gejji, B.R. Pandurangi, 2016. International Conference on Computing, Communication and energy Systems. Paper ID: E&TC02.

[2] Sachin V.,2016. To design high speed and low power ALU using Vedic Maths, International Journal of Innovative Research in Technology, Volume 3, Issue 2, ISSN: 2349-6002

[3] Veerla Naga Lakshmi, Patnala Sasibala, October 2014, Design of high speed and low power ALU vedic mathematics, Galaxy International Interdisciplinary Research Journal, ISSN 2347-6915.

[4] Sachin V, July 2016, to design high speed and low power ALU using Vedic Mathematics, IJIRT, Volume 3 Issue 2, ISSN: 2349-6002

[5] Vishikha Sharma and Aniket Kumar, April 2017, Design, Implementation & Performance of Vedic Multiplier for Different Bit Lengths, International Journal of Innovative Research in Computer and Communication Engineering.

[6] Ankit Trivedi, Vipin Mishra, Sarbjeet Singh, Issue 6 June 2017, International Journal of Electronics, Electrical and Computational System (IJEECS) ISSN 2348-117X Volume 6

[7] Poornima M, May 2013, Implementation of Multiplier using Vedic Algorithm, International Journal of Innovative Technology and Exploring Engineering (IJITEE) ISSN: 2278-3075, Volume-2, Issue-6.

[8] G.Vaithiyanathan, January-2013, Simulation and implementation of vedic multiplier using VHDL code, International Journal of Scientific & Engineering Research, ISSN 2229-5518 Volume 4, Issue 1

[9] Parth Mehta, 2009, Conventional versus Vedic mathematical method for Hardware implementation of a multiplier, International Conference on Advances in Computing, Control, and Telecommunication Technologies.

[10] Pranali Thakre, April 2014, Low Power 64bit Multiplier Design by Vedic Mathematics International Journal of Application or Innovation in Engineering & Management (IJAIEM), Volume 3, Issue 4.

[11] M.C. Hanumantharaju, H. Jayalaxmi, R.K. Renuka, M. Ravishankar, "A High Speed Block Convolution Using Ancient Indian Vedic Mathematics," ICCIMA, vol. 2, pp.169-173, International Conference on Computational Intelligence and Multimedia Applications, 2007

[12] Jagadguru Swami Sri Bharati Krsna Tirthaji Maharaja, "Vedic mathematics", Motilal Banarsidass Publishers Pvt Ltd, Delhi, 2001.

[13] Implementation of Vedic Multiplier for Digital Signal Processing, International Conference on VLSI, Communication & Instrumentation (ICVCI) 2011, Proceedings published by International Journal of Computer Applications® (IJCA).

[14] Gianluca Cornea and Jordi Cortadella — Asynchronous Multipliers with Variable-Delay Counters, IEEE Conference, 2001, pp. 701-705.

[15] Kiwon Choi and Minkyu Song, —Design of a High Performance 32x32-Bit Multiplier With a Novel Sign Select Booth Encoder, IEEE Conference, 2001, pp. 701-704.

[16] Shiann-Rong Kuang, Jiun-Ping Wang, and Cang- Yuan Guo, —Modified Booth Multipliers With a Regular Partial Product Array, IEEE Transactions On Circuits And Systems—II: Express Briefs, Vol. 56, No. 5, May 2009, pp.404-408.

[17] Zhijun Huang , Milos D. Ercegovac, High-Performance Low-Power Left-to-Right Array Multiplier Design, IEEE Transactions on Computers, v.54 n.3, p.272-283, March 2005 [doi>10.1109/TC.2005.51]