Optimised Division Circuit Using Reversible Logic Gates For Quantum Computers

M.Bhanusri, Dr.Ch.Santhi Rani, A.Sneha Latha, P.Ramyasri,
Department of ECE, Usharama College of Engineering and Technology.

Abstract:

Reversible logic is introduced to overcome the problem of heat dissipation in conventional systems i.e using AND and OR gates. Quantum computing is one of the major and emerging applications of reversible logic. In conventional computers there are two states either ‘1’ or ‘0’ but quantum computing which is developing based on the quantum theory where ‘0’ and ‘1’ are used simultaneously. Reversible logic gates are designed using reversible logic. Reversible logic gates are the gates that have the same number of inputs and outputs and have one-to-one mapping between input and output lines. Based on this reversible logic we have designed a reversible division circuit since division is one of the main building block in ALU and has crucial role in digital signal processing. The proposed design have reduced the hardware complexity of 24β+48δ when compared to the existing designs in reversible logic.

Keywords: Reversible logic, Quantum computing, one-to-one mapping, ALU, reversible division, hardware complexity.

Introduction

Energy dissipation is one of the essential factor considered in designing circuits in VLSI. In irreversible circuits for every bit of information lost dissipates KT*ln2 of energy. So inorder to avoid this Bennett in 1973 proposed that computation should be done in reversible manner. Reversible logic circuits are also called lossless circuits since they have no information loss or energy loss. A gate is said to be reversible logic gate if it has equal number of input and output lines and if it has unique mapping between input and output vectors. Because of this unique mapping between input and output lines the inputs are recovered from output. Since reversible logic circuits do not lose data they have theoretically zero heat dissipation. Division process is one of the important module in ALU and has wide applications in digital signal processing. This paper focuses in designing a division circuit using reversible logic gates which gives less hardware complexity compared to the previous designs. The parameters that are considered while designing the circuits using reversible logic gates are hardware complexity, garbage outputs, constant inputs, quantum cost.

Hardware complexity:

Hardware complexity refers to the number of logical calculations\(6\) i.e AND, EX-OR, NOT gates used in circuit.

\[\alpha = \text{Number of EX-OR gates}\]
\[\beta = \text{Number of AND gates}\]
\[\delta = \text{Number of NOT gates}\]

Garbage outputs:

The unutilized outputs\([2]\) of the gate are considered as garbage outputs.

Constant inputs:

Inputs that are connected to logical ‘0’ or ‘1’ inorder to get the logical function\([14]\) are termed as constant inputs.

Quantum cost:

Quantum cost is defined as number of elementary gates\([1]\) used to realize the circuit.

Related Work:

In the process of designing the circuits one should select the gates that have less hardware complexity, garbage outputs, constant inputs, quantum cost. A Bolhassani and in 2016\([6]\) proposed a division circuit based on reversible logic has 89 constant inputs, quantum cost\([1]\) of 454,103 garbage outputs and has the hardware complexity of 65α+74 β+528. And this circuit follows the restoring division process. In 2009, Nayeem\([15]\) proposed a division circuit which follows the non restoring algorithm for division process has the total constant inputs of 91, quantum cost of 538,106 garbage outputs\([2]\) and hardware complexity of 59α+67 β+336. Faraz Dasatan proposed a division circuit using reversible logic gates in 2012 \([7]\) which follows non restoring algorithm has 161 constant inputs, 846 quantum cost, 181 garbage outputs and hardware complexity of 91α+98 β+435.

In this paper we have chosen non restoring algorithm for division process since test of subtraction is required in restoring algorithm\([12]\). In non restoring algorithm signed bit chooses whether to perform addition or subtraction and test for subtraction is not required. This work mainly focused in optimization the circuit by choosing the gates that have less hardware complexity.
Division process flow chart:
The division circuit proposed in this work follows the algorithm of non restoring division. The flow chart of this division process is shown in the fig1 below.

![Division process flow chart](image)

**Fig1: Division process flowchart**

1. **Step 1:** Initialize the registers count=7, A=0, Y=divisor, X=dividend.
2. **Step 2:** Shift the AX registers to the left by one count.
3. **Step 3:** Check the sign bit of A. If it is 1 performs addition else if it is 0 performs subtraction.
4. **Step 4:** Again check the sign bit of A if it is 1 X(0)=0 else X(0)=1.
5. **Step 5:** Decrease the count value.
6. **Step 6:** If is not equal to 0 repeat the process from Step2 else check the sign bit if it is 1 perform subtraction else go to Step7.
7. **Step 7:** X register contains quotient and A register contains remainder.
8. **Step 8:** Stop.

**Division Circuit Building Blocks**

The following are the reversible components required to implement the division circuit:

- Multiplexer using reversible logic gates
- Adder/Subtractor using reversible logic gates
- PIPO left shift register using reversible logic gates
- Control circuit using reversible logic gates

**Multiplexer designed with R-I reversible logic gate:**

The Fig2 shows the design of 8-bit reversible multiplexer. This multiplexer is designed using R-I gate. Where sel is the selection line, A and B are the two input lines of the multiplexer. The second output line is the output of multiplexer i.e op. If sel=0 the op=A else if sel=1 then op=B.
**Adder/Subtractor using reversible logic gates:**

This adder/subtractor block is designed using reversible logic gates HNG and TS-3. Reversible adder/subtractor block is shown in the Fig3. If control input is ‘1’ then it performs addition else it performs subtraction.

**PIPO left shift register using reversible logic gates:**

The reversible register which is designed using BHC gates which acts as D-Latch is shown in Fig4. And using this register a left shift register using D-Latch is designed.

**Control circuit:**

Control circuit includes comparator and counter circuits. Comparator is used to compare two inputs for greater than, less than and equal to conditions. And counter is used to count the clock pulses. Here mod8 counter is used which counts from 0 to 7 if the stored value is 0 or counts from 7 to 0 if the stored value is 7.

**Reversible division circuit:**

By using these reversible components like multiplexer adder/subtractor, shift register, control circuit a reversible circuit that performs division operation is designed and shown below. To perform division operations dividend and divisor are given as inputs, quotient and remainder are obtained as outputs for the given inputs.
In the Fig6 X and Y represents dividend and divisor and ‘A’ stores 0 initially. The A and X registers are concatenated and shifted to left by one count. After shifting the MSB bit of A is compared. If the MSB bit is ‘1’ then it performs addition else performs subtraction of A and Y and its result is stored in A. Again the MSB bit of A is compared. If it is ‘1’ then the LSB bit of X is stored as ‘0’ else stored as ‘1’. And this process is continued until the count value in the counter equals to ‘0’. Finally the contents of A register is remainder and the contents of X register is quotient.

**Comparison:**

The following Table 1 compares the proposed design with the existing designs of division circuits using reversible logic.

<table>
<thead>
<tr>
<th>Existing division circuits</th>
<th>Constant inputs</th>
<th>Quantum cost</th>
<th>Garbage outputs</th>
<th>Hardware complexity (n=1)</th>
<th>Hardware Complexity (n=8)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Our work</td>
<td>88</td>
<td>440</td>
<td>99</td>
<td>53α+59β+37δ</td>
<td>424α+472β+296δ</td>
</tr>
<tr>
<td>Gassoumi, 2018</td>
<td>88</td>
<td>440</td>
<td>99</td>
<td>53α+62β+43δ</td>
<td>424α+496β+344δ</td>
</tr>
<tr>
<td>Bolhassani, 2016</td>
<td>89</td>
<td>454</td>
<td>103</td>
<td>65α+74β+52δ</td>
<td>520α+592β+416δ</td>
</tr>
<tr>
<td>Faraz Dastan1, 2012</td>
<td>161</td>
<td>846</td>
<td>181</td>
<td>91α+98β+50δ</td>
<td>728α+784β+400δ</td>
</tr>
</tbody>
</table>
The proposed design reduces the hardware complexity when compared to the existing designs using reversible logic. This work reduced the hardware complexity of 24β+48δ for an 8-bit division circuit.

**Simulation Results:**

The simulation results for 8-bit division circuit using reversible logic gates is shown in Fig7.

Fig7: Simulations of 8-bit division circuit

For division dividend and divisor are given as inputs and remainder and quotient are obtained as outputs. Here A register is loaded with 0 and ‘d’ and ‘v’ are dividend and divisor i.e. inputs and ‘q’ and ‘r’ are outputs i.e. outputs. In the above example we have taken the inputs dividend as 255 and divisor as 6 in decimal equivalents. And we obtain the outputs quotient and remainder as 42 and 3 (decimal equivalent).

**Conclusion:**

This work proposed an optimized reversible division circuit using reversible logic gates. This optimized design have better performance in terms of hardware complexity compared to the previous reversible designs. Our proposed design have reduced the hardware complexity of 24β+48δ when compared with the existing design with reversible logic. In future, research in the field of quantum computing is going to be increasing rapidly. As a result of it we can access quantum computers in real time where a set of calculations is performed at a time instead of doing one after another.

**References:**


