

CARRY SELECT ADDER CONCURRENT ERROR DETECTABLE WITH EASY TESTABILITY

¹ M.Thejaswini, ² V.Mahesh, ³Dr.P.Krishna Murthy

¹M.Tech PG Scholar, ²Asst.Professor, ³ Associate Professor & Head of the Department

^{1,2} Dept. of Electronics & Communication Engineering

^{1,2,3}Chadalawada Ramanamma Engineering College, Tirupati, Andhra Pradesh, India.

Abstract: In this paper, Adder's plays major role in multiplications and other advanced processors designs. Adders can be constructed for many numerical representations such as arithmetic and logical operation. The most adders operates on binary numbers. Among the different types of adders, carry select adder is a one of the fastest adder. Carry select adder was designed by using Full adders. This paper presented a Full adder with fault localization for the input bits. By using this scheme, instead of replacing the whole system we can now replace the particular faulty modules. When compare to existing method the proposed method is better in terms of area and delay. Hence the simulations results are verified by using Xilinx ISE 14.7 version.

Index Terms—Concurrent error detection, carry select adder, design for testability.

1. INTRODUCTION

As the process shrink of integrated circuits advances and the integration density increases, reliability of integrated circuits in field becomes an issue. For critical systems such as server class computers and embedded systems, concurrent detection of errors is important.

Adders are the key elements of ALUs and MAC used in image and signal processing architectures as they lies in the critical path. A variety of applications require certain arithmetic operations such as incrementing the sum of two numbers by unity, finding the absolute difference between two numbers, or augmenting the sum of two numbers by a constant. One approach to perform these operations is to utilize dual adders or use multi-operand adders such as the CSAs, CSKA, CPA and CSLA. Also, multi operand addition forms a significant part of multiplication and certain DSP algorithms. Adder performance in a multi bit addition can be improved by reducing the delay due to carry propagation between different adder cells.

This can be addressed by improving the structure of the basic adder block. CSLA is preferred in digital signal processors and application specific ICs designed to execute dedicated algorithms such as convolution, correlation and filtering to alleviate the problem of carry propagation delay in addition (Vijay Kumar et al 2012). However, the hardware complexity of CSLA is high due to use of pair of RCAs to generate partial sum and carry corresponding to carry input 1 and 0. Then the final sum and carry are selected from the partial results by using multiplexers (Moris Mano & Michael Ciletti 2009).

The functionality of electronic equipment's and gadgets has achieved a phenomenal growth over the last two decades while their physical sizes and weights have come down drastically. The major reason is due to the rapid advances in integration technologies, which enables fabrication of many millions of transistors in a single integrated circuit (IC) or chip. Every IC in the industry follows Moore's law.

According to Moore's law, number of transistors (transistor density) in an IC doubles in every 1.5 years. With the recent advances in the technology, device shrinks to nanometer scale, but density and complexity of the ICs keep on increasing. This may result in many manufacturing faults and device failure. To accommodate more number of transistors, the device feature size is reduced. Reduction in the feature sizes results in increasing the manufacturing faults and fault detection becomes very difficult.

The adder to be proposed is based on a multi-block carry select adder. The multi-block carry select adder uses the idea of calculating the sum result by selecting a result from two candidates, one assuming 0 as the carry input and the other assuming 1 as the carry input, according to the actual value of the carry input.


The adder to be proposed has concurrent error detectability based on parity prediction. Any erroneous output of the adder caused by a fault modeled as a single stuck-at fault can be detected by comparing its predicted parity output with the parity of its sum result and comparing its duplicated carry outputs. The adder is also testable with only 10 patterns under single stuck-at fault model. Both the concurrent error detectability and the easy testability are proven. We have designed a 32-bit adder and showed that its hardware overhead is about 70%. We have confirmed its concurrent error detectability by fault simulation with random patterns. We have also confirmed the 100% test coverage through the 10 input patterns by fault simulation.

II. EXISTING METHOD


A concurrent error detectable adder with easy testability. In addition to operands X and Y, it receives their parities P_x and P_y, i.e., the XORed value of X and the XORed value of Y. In addition to sum output S, it produces the predicted parity pS of the sum output and two carry outputs c_n and c' _n. We restrict the block length nk to be even. Any erroneous output of the adder caused by a fault modeled as a single stuck-at fault can be detected by comparing the predicted parity pS with the parity of sum output S and comparing c_n and c' _n. One inconsistency in the two input pairs, i.e., a pair of X and pX or a pair of Y and pY, can also be detected. Each addition block except block0 has two carry inputs. Each addition block has two carry outputs, and produces parity pC_k of carry signals which has the same value as c_{k,nk-1} · · · c_{k,1} c_{in}k in case of correct operation, where c_{k,nk-1}, · · · , c_{k,1} are carry bits generated during the addition of X_k, Y_k, and c_{in}k. Addition block k (k _ 1) of the proposed adder is shown in Fig. 3(b).

The addition block receives two operands X_k and Y_k, and produces sum result S_k. In addition to those inputs and output, it receives two carry inputs c_{in}k and c_{in}' k, and produces parity of carries pC_k and two carry outputs cout_k and cout' k. cout_k and cout' k are connected to c_{in}k+1 and c_{in}' k+1, respectively.

Fig. 3(c) shows gate-level designs of HA', INC', and MUX'. Both of HA' and INC' have two carry outputs to obtain concurrent error detectability. One carry bit is used for addition, and the other is used for parity prediction. HA' and INC' are designed so that effects of a single stuck-at fault in an INC' or its ascendant HA's never appear in both its sum output and one of its carry signals simultaneously because such a faulty operation generates an erroneous sum result and a predicted parity consistent with the erroneous sum result. In MUX' and INC', we use XOR gates to improve testability. Because XOR gates prevent masking of effects of a fault, effects of a fault can be observed easily. In each addition block, an XOR gate is placed for every bit position of INC0 k and INC1 k except the most significant position and the least significant position.



(a)



(b)




Figure 1: Concurrent error detectable adder with easy testability (a), the design of block k (k - 1) for the adder (b), and the gate-level designs of HA', INC' and MUX' (c).

For parity output pCk, two intermediate candidates are calculated in the two rows of INCs. One is p0Ck which is calculated as $C^{10}k, n_{k-1} \oplus \dots \oplus C^{10}k, 1$ in INC0 k, and the other is p1Ck which is calculated as $C^{1k}, nk - 1 \oplus \dots \oplus C^{1k}, 1$ in INC1 k. The leftmost MUX' selects one of them according to the value of carry input cin' k, and the XOR gate at the output of the MUX' produces the parity of the carry bits including cin' k. With the obtained pCk, the adder calculates predicted parity pS of the sum as $(PX \oplus PY) \oplus (pc_{b-1} \oplus \dots \oplus pc_0)$ with XOR gates because Si is equal to $x_i \oplus y_i \oplus c_i$ in the correct operation.

III. Concurrent Error Detectability

Effects of a single stuck-at fault in an INC' or its ascendant HA' never appear in both its sum output and one of its two carry signals simultaneously as described in Section 3.1. Therefore, effect of a fault in an INC' or its ascendant HA' appears on either one of the two carry signals of the INC', the sum signal, or all the three signals (two carries and the sum). In any case, any erroneous result caused by a fault can be detected by comparing the predicted parity pS with the parity of S and comparing cn and c'n. In case one of the two carry signals of INC' is used for addition, and the other is used for parity prediction. When the carry signal for parity prediction is erroneous, only one bit of carry bits for the parity prediction is affected and the sum result is correct. Thus, erroneous results caused by the fault can be detected. When the carry signal for addition is erroneous, we let ck, j be the carry that is affected by the fault occurred at an INC'. Then, the error affecting ck, j induces also an error at the sum signal sk, j, and if it is not propagated in any subsequent positions, the error is detected because the carry signal affected by the fault is not used for parity prediction. On the other hand, if the erroneous value of ck,j is propagated at q subsequent carry signals ck,j+1, ..., ck,j+q, they will also induce errors in the q sum signals sk,j+1, ..., sk,j+q. Thus, the q+1 sum signals sk,j, sk,j+1, ..., sk,j+q will be erroneous. Here, as the logic generating the carry signals c' k,j+1, ..., c' k,j+q is identical to the logic generating the carry signals ck,j+1, ..., ck,j+q, and they have both the same carry inputs, i.e. the carry signals ck,j, ck,j+1, ..., ck,j+q-1, the q carry signals c' k,j+1, ..., c' k,j+q will be also erroneous. Therefore, q + 1 sum signals sk,j, sk,j+1, ..., sk,j+q will be erroneous, and q carry signals c' k,j+1, ..., c' k,j+q will be erroneous. Thus, the predicted parity $(px \oplus py) \oplus (pc_{b-1} \oplus \dots \oplus pc_0)$ will be computed by means of q erroneous signals, while the parity of the sum signals will be computed by means of q+1 erroneous signals. Therefore, as the number of the erroneous signals used in these two parity computations differ by 1,




Figure 2: Example of a data path circuit with the proposed adder in a system

using parity-based error detection. These two parties will be different and thus the error will be detected. A bit of the sum result is inverted and the parity of the sum result is different from the parity of the correct one. On the other hand, the predicted parity is calculated correctly because all the carry bits used for the prediction are correct. The effect of a fault is detected by comparing the predicted parity with the parity of the sum result. All of the carry bits and the sum bit from the INC' are incorrect.

Because both of the two carry bits are incorrect, there is no inconsistency among the obtained sum bits and carry bits used for parity prediction in the upper positions than the position of the faulty INC'. In the lower positions of the INC', though carry bits for parity prediction are correct, the sum bit from the INC' is inverted. Therefore, parity of the sum result is different from the predicted

parity. In the adder, each adder block has two carry inputs c_{in} and c_{in}' . If there is an error on c_{in} then $s_k, 0$ will be erroneous. Furthermore the error on c_{in} can also induce errors on several other sum outputs (let us say at q sum outputs). Also, similarly to the arguments given in case (1), it will also create errors at q carry signals $c' k, i$. Thus, there will be $q + 1$ erroneous sum outputs and q erroneous carry signals $c' k, i$, and based to the same arguments as those given these errors will also be detected. The output of an XOR or a MUX' affects only one sum or carry bit or the predicted parity. Therefore, the effect of a fault in them is detected by comparing the predicted parity with the parity and comparing two carry outputs of the adder. Note that inconsistency of one of the input operands and its parity input causes an incorrect result of the predicted parity because the parity input is used for the parity prediction. Therefore, it is also possible to detect inconsistency of X and pX or inconsistency of Y and pY when there are no faults in the adder. The proposed adder is suitable for systems using parity based error detection as shown in Fig. 3. The parity-based error detection of arithmetic circuits was used in real designs. Parities fed from a memory or a register file are used as pX and pY for operands X and Y , and the predicted parity obtained by the proposed adder is used for the parity bit of the result. Any erroneous output of the adder is detected by observing the parity checker of the system and comparing two carry outputs c_n and $c'n$.

IV. PROPOSED METHOD

In this method, the testing operation was done for individual circuit. Basically, carry select adder was designed with Full adder. Carry select adder was shown in below figure and the full adder circuit was tested as follows:




Figure 3: Carry select adder From the truth table of full adder

- ▶ The Sum and Carry bit will be equal to each other when all the three inputs are equal.
- ▶ The Sum and Carry bit will be complemented when any of the three inputs is different.

The testing circuit for the full adder design was shown in below figure:




Figure 4: Testing circuit for the full adder design

The expressions for the testing circuit and error module circuits are given as:

Sum = $A \text{ xor } B \text{ xor } C$

Carry = $A \cdot B + C \text{ in} \cdot (A + B)$

The testing circuit can be expressed as $t = (\overline{A \cdot B \cdot C} + ABC)$

Error = $\text{Sum} \text{ xnor } \text{carry} \text{ xnor } t$

By using this testing circuitry, Carry select adder was designed. The final fault is computed by using two XNOR gates. The purpose of first XNOR gate (G1) is to check whether the Sum and Cout bit are equal or complemented. We need a second XNOR gate (G2) because of the previously mentioned observation that Sum and Cout will always be complement to each other except when all inputs are equal. Thus, the output of G1 will indicate the equality or difference of Sum and Cout and G2 will verify the output of G1 by comparing it with an equivalence tester and thus generate the final error indication.

When the t is zero the output of G1 and G2 should be logic 1 and 0, respectively. While, if the t indicates logic 1 then both the XNOR gates should generate logic-0 (i.e. It =0 and Ef =0) and in any other case the fault will be indicated.

V. RESULTS

The RTL Schematic of proposed design is shown below. This is the carry select adder with 32 bit testing.




Figure 5: RTL Schematic of proposed design

The technological schematic representation of proposed method is shown below




Figure 6: Technology Schematic of Proposed Design

The difference between the proposed method and the existing method is shown below in table number 6.1,

PARAMETERS	EXISTING METHOD	PROPOSED METHOD
Area (lut's)	164	131
Delay (ns)	25.686	25.455
Power	0.203	0.203

Table 1: Comparison table for existing method and proposed method

VI. CONCLUSION AND FUTURE SCOPE

In this paper, a new type of testing design is proposed for adders. This proposed design is for self-checking carry select adder with fault localization for the input bits. Based on this design, we can easily identify the faulty check and replace the particular faulty modules in the circuit. Hence from the above results the proposed design is better in terms of area and delay without degrading the power when compare to the existing designs. For better scope and utility this can be extended with ALU's technology.

VII. REFERENCES

- [1]. J. Srinivasan, S. Adve, P. Bose, and J. Rivers, "The impact of technology scaling on lifetime reliability," *Proc. International Conference on Dependable Systems and Networks (DSN '04)*, pp. 177–186, June 2004.
- [2]. D. K. Schroder and J. A. Babcock, "Negative bias temperature instability: Road to cross in deep submicron silicon semiconductor manufacturing," *Journal of Applied Physics*, vol. 94, no. 1, pp. 1–18, 2003.
- [3]. M. Nicolaidis, "Carry checking/parity prediction adders and ALUs," *IEEE Transactions on Very Large Scale Integration (VLSI) Systems*, vol. 11, no. 1, pp. 121–128, Feb. 2003.

- [4]. B. Kumar and P. Lala, "On-line detection of faults in carry-select adders," *Proc. International Test Conference (ITC '03)*, vol. 1, pp. 912–918, Sep. 2003.
- [5]. D. Vasudevan and P. Lala, "A technique for modular design of self-checking carry-select adder," *Proc. 20th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (DFT '05)*, pp. 325–333, Oct. 2005.
- [6]. N. Kito and N. Takagi, "Low-overhead fault-secure parallel prefix adder by carry-bit duplication," *IEICE Transactions on Information and Systems*, vol. E96-D, no. 9, pp. 1962–1970, Sep. 2013.
- [7]. J. Rivers, M. Gupta, J. Shin, P. Kudva, and P. Bose, "Error tolerance in server class processors," *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, vol. 30, no. 7, pp. 945–959, July 2011.
- [8]. J. R. Black, "Electro migration - a brief survey and some recent results," *IEEE Transactions on Electron Devices*, vol. 16, no. 4, pp. 338–347, April 1969.
- [9]. C. K. Hu, R. Rosenberg, H. S. Rathore, D. B. Nguyen, and B. Agarwal a, "Scaling effect on electro migration in on-chip Cu wiring," *Proc. IEEE International Interconnect Technology Conference*, pp. 267–269, May 1999.

