



## VLSI Implementation of MED-MEC for IOT Wireless Sensor Networks Applications

<sup>1</sup>Mahendra Singh Jhariya, <sup>2</sup>Prof.. Aparna Singh Kushwaha.

<sup>1</sup>M.Tech Scholar, Department of Electronics and Communication Engineering

<sup>2</sup>Associate Professor, Department of Electronics and Communication Engineering

<sup>1&2</sup> UIT, RGPV, Bhopal, India

**Abstract :** The internet of things (IoT) are interlinked with digital machines, computing devices, physical objects and human beings which provide a unique identifier for each of them through internet. Networks must be able to transfer data with high accuracy and reliability. So to retain the more reliability of these networks, errors must be detected and corrected with great efficiency. There are number of error detecting and correcting codes available but most of them confront lot of challenges such as unreliable wireless links, the broadcast nature of wireless transmissions, interference, frequent topology changes, and other effects of wireless channels. Several numbers of error detection and correction codes such as Hamming code, Hsiao code, Reviriego code and CA-based error detecting and correcting codes have been developed.

**IndexTerms – IOT, VLSI, Verilog, Error Correction, Error Detection**

### I. INTRODUCTION

Internet-of-Things (IoT) arising advancements empower different applications that target improving the personal satisfaction of residents of savvy urban communities. Energy-compelled correspondence is a principal challenge for the acknowledgment of the IoT empowering advances. Bluetooth Low Energy (BLE) and IEEE 802.15.4 are two broadly utilized remote norms in energy-obliged short-range IoT applications. BLE is important for the Bluetooth standard that is focused on extremely low force applications. As one of the true remote correspondence choices in present day advanced cells, BLE has gotten a typical decision for some producers of business wearable contraptions

Error Correction codes are utilized to distinguish and address the errors when information is communicated from the sender to the collector. Error Correction can be dealt with twoly: In reverse error correction: When the error is found, the collector demands the sender to retransmit the whole information unit. Computerized correspondence is something that is significant in an interchanges framework that is being fabricated [9], a basic fundamental correspondence model is as follows:




Figure 1: Basic Communication

### II. LITERATURE REVIEW

[1] M. S. Reorda et al., presents reconfigurable frameworks are acquiring an expanding interest in the area of wellbeing basic applications, for instance in the space and flying areas. Truth be told, the capacity of reconfiguring the framework during run-time execution and the high computational force of current Field Programmable Entryway Clusters (FPGAs) make these gadgets reasonable for concentrated information preparing errands. Besides, such frameworks should likewise ensure the capacities of mindfulness, self-analysis and self-fix to adapt to errors because of the cruel conditions regularly existing in certain conditions. In this paper they propose a self-fixing strategy for part of the way and powerfully reconfigurable frameworks applied at a fine-grain granularity level. Our strategy can distinguish address and recuperate errors utilizing the run-time capacities offered by current

SRAM-based FPGAs. Flaw infusion crusades have been executed on a progressively reconfigurable framework installing various benchmark circuits. Trial results demonstrate that our strategy accomplishes full detection of single and numerous errors, while fundamentally improving the framework accessibility as for customary error detection and correction techniques.

[2] **A. Abraham et al.**, shows all electronic frameworks experience the ill effects of errors brought about by different inward and outer variables. In numerous plans programmed detection and correction of errors is of prime significance. Meanwhile the procedures that add to identify and address errors will make the framework more drowsy. This work proposes a strategy for error detection and correction in equal IIR channels dependent on error correction codes. Despite the fact that a ton of studies have been finished with FIR channels, the territory of IIR channels have gotten less consideration. The justification this is plan of an IIR channel is abundantly muddled than a FIR channel because of its recursive nature. Scaling and roundoff error assumes a significant part and extraordinary consideration should be taken to conquer this. To improve the speed of the framework, the ordinary adders and multipliers are supplanted with convey select snake and Stall multiplier. The viability of the plan is appeared regarding error security, equipment use and postponement. An amazing decrease in delay is gotten through the utilization of these calculations.

[3] **M. S. Sundary et al.**, Correspondence turns out to be generally significant in the present life. The world is feared to think past any correspondence devices. Information correspondence fundamentally includes moves of information starting with one spot then onto the next or starting with one mark of time then onto the next. Error might be presented by the channel which makes information inconsistent for client. Henceforth we need distinctive error detection and error correction plans. Our need is to accomplish Fast and low intricacy. The proposed work is to distinguish and address a numerous error utilizing low intricacy novel get equality code at lower overhead over GF(2<sup>m</sup>). It can address  $m \leq D \leq 3 \cdot m/2 - 1$  various error blend out of all the conceivable  $2^m - 1$  error. Our proposed work is to test on 128 bit equal and 163 bit (FIPT/NIST) standard word level GF multiplier and improve the proficiency of the circuit when contrast with the current work. At that point we execute the plan utilizing VHDL, at that point reproduced and orchestrated utilizing Modelsim SE 6 test system and Xilinx ISE 6.3i separately.

[4] **R. Zhou and W. Qian et al.**, presents an arising plan method for error-open minded applications. As adders are the key structure blocks in numerous applications, inexact adders have been generally concentrated as of late. Nonetheless, existing surmised adders may present sign bit error while doing two's supplement marked expansion, which isn't average for certain applications. In this work, we propose a plan that can address sign bit error with low territory and defer overhead. It is an overall plan appropriate to many square based inexact adders. This plan not exclusively can address the sign bit error when it happens, yet additionally can fix a few errors in the main bits regardless of whether there is no sign bit error. Exploratory outcomes on a genuine application, in particular edge detection, showed that the inexact adders with our sign bit error correction module were up to 5.5 occasions better in top sign to-commotion proportion than the first surmised adders, while the territory and postpone overhead is little.

[5] **C. Lin, K. Chang et al.**, shows the critical PVT variety in ultra-low-voltage (ULV) activity, another in-situ error detection and recuperation system is proposed to enhance circuit plan for run of the mill case. The proposed method distinguishes glitch of a (critical-way) circuit yield inside the arrangement time term of a flip-failure and slows down the clock source, if conceivable, until the yield is steady once an error is identified. Applying the proposed in-situ error detection, a test chip of a ULV 32-bit basic RISC with a 128-point FFT has been executed with TSMC 40 nm CMOS measure. The chip's estimation results affirms the practical rightness of the proposed in-situ error detection system. Contrasting that and the straightforward RISC with customary most pessimistic scenario plan guideline, the proposed variable-inactivity ULV one diminishes around 46% energy dispersal. What's more, with the comparative energy utilization, the proposed ULV RISC accomplishes around 1.16 occasions throughput improvement.

### III. PROPOSE METHODOLOGY

The main contribution of the proposed research work is as followings-

- To implement multi error correction and multi error detection technique on xilinx 14.7 software.
- To simulate and check results in xilinx test bench environment.

To calculate performance parameters like area, power, delay, throughput using standard formula and approach and compare from existing work

#### Modified Single Error Correction - Double Error Detection

The H-matrix for proposed multi error correction- multi error detection (MEC-MED) codes have been constructed using following basic conditions:

1. All the columns are nonzero and distinct.
2. All data columns must have weight (w) three.
3. The XOR sum of any two columns should not be equal to any of the individual column.
4. The XOR sum of any two adjacent columns must be distinct and nonzero. The condition 1 is necessary for the mingle error correction (MEC) process. Double error detection property is confirmed by conditions 1, 2, and 3.

#### H- Matrix

In mathematics, an H-matrix is a matrix whose comparison matrix is an M-matrix. It is useful in iterative methods.

Definition: Let  $A = (a_{ij})$  be a  $n \times n$  complex matrix. Then comparison matrix  $M(A)$  of complex matrix  $A$  is defined as  $M(A) = \alpha_{ij}$  where  $\alpha_{ij} = -|A_{ij}|$  for all  $i \neq j$ ,  $1 \leq i, j \leq n$  and  $\alpha_{ij} = |A_{ij}|$  for all  $i = j$ ,  $1 \leq i, j \leq n$ . If  $M(A)$  is a M-matrix,  $A$  is a H-matrix. Invertible H-matrix guarantees convergence of Gauss-Seidel iterative methods.

Let  $A$  be a  $n \times n$  real Z-matrix. That is,  $A = (a_{ij})$  where  $a_{ij} \leq 0$  for all  $i \neq j$ ,  $1 \leq i, j \leq n$ . Then matrix  $A$  is also an M-matrix if it can be expressed in the form  $A = sI - B$ , where  $B = (b_{ij})$  with  $b_{ij} \geq 0$ , for all  $1 \leq i, j \leq n$ , where  $s$  is at least as large as the maximum of the moduli of the eigenvalues of  $B$ , and  $I$  is an identity matrix.

For the non-singularity of A, according to the Perron–Frobenius theorem, it must be the case that  $s > \rho(B)$ . Also, for a non-singular M-matrix, the diagonal elements  $a_{ii}$  of A must be positive. Here we will further characterize only the class of non-singular M-matrices.

Many statements that are equivalent to this definition of non-singular M-matrices are known, and any one of these statements can serve as a starting definition of a non-singular M-matrix. For example, Plemmons lists 40 such equivalences. These characterizations has been categorized by Plemmons in terms of their relations to the properties of: (1) positivity of principal minors, (2) inverse-positivity and splittings, (3) stability, and (4) semipositivity and diagonal dominance. It makes sense to categorize the properties in this way because the statements within a particular group are related to each other even when matrix A is an arbitrary matrix, and not necessarily a Z-matrix. Here we mention a few characterizations from each category.

Table 4.1 below expects one beginnings with information bits 1101101 (in dark below). The check conditions above are utilized to decide values for check bits in positions 1, 2, 4, and 8, to yield the word 11101010101 below, with check bits in red italic here and below.

Table 4.1: Implementation of Hamming code for data bits **1101101**

Position	1	2	3	4	5	6	7	8	9	10	11
Binary	1	10	11	100	101	110	111	1000	1001	1010	1011
Word	1	1	1	0	1	0	1	0	1	0	1
Check:1	1		1		1		1		1		1
Check:2		1	1			0	1			0	1
Check:4				0	1	0	1				
Check:8								0	1	0	1

#### IV. SIMULATION RESULT

Framework level testing may be performed with ISIM or the ModelSim method of reasoning test framework, and such test projects ought to likewise be formed in HDL vernaculars. Test seat tasks may incorporate mirrored input signal waveforms, or screens which watch and affirm the yields of the contraption under test. ModelSim or ISIM may be used to play out the going with sorts of diversions




Figure 2: Internal block and circuits

The figure 2 is providing the internal block circuits of SEC-DED-DAEC encoding and decoding structure.




Figure 3: Decoding RTL View

The figure 3 is providing the internal gates, wires of SEC-DED-DAEC decoding side.




Figure 4: Complete RTL View

The figure 4 is showing the complete register transfer level (RTL) view, here green color is showing the logic gates or block and red color is showing the connection wires.




Figure 5: Results in test Bench

Figure 5 is showing the results in test bench. Here 8 bit data input is applied. In this case there is no error so the unexpected error pin shows 0 status. The output data retrieval is get original data bits.




Figure 6: Data input with error

Figure 6 is showing the results in test bench. Here 8 bit data input is applied. In this case there is error so the unexpected error pin shows 1 status. The output data retrieval is not getting original data bits due to error.

Table 5.2: Simulation Parameter (Virtex 5)

S. No	Parameter	Value
1	Area	6.45%
2	Delay	252.8 ps
3	Frequency	393MHz
4	Memory	4624652 kilobytes
5	Completion Time	20.00 secs
6	Throughput	3.15 GHz
7	Power	452 $\mu$ W
8	PDP	112.85 fJ

## V. CONCLUSION

This work proposed the VLSI implementation of MED-MEC for IOT wireless sensor networks applications. The simulation results proposed MEC-MED code shows the used area is 6.45%, the total delay of component is 2.538ns. The calculated frequency is 393MHz. Memory used by the execution code is 4624652 kilobytes. The overall throughput is 3.15 GHz. The power consumption is 452  $\mu$ W.

The comparison of proposed and previous work is done in terms of the calculated parameters. The proposed work utilized the 645  $\mu$ m<sup>2</sup> area while previous work utilized the 2826.59  $\mu$ m<sup>2</sup>. The optimized delay is 2.528 ns while previous delay is 434.4 ps. The power consumption is 452  $\mu$ W by proposed while 629.47  $\mu$ W in previous.

Simulated results shows that proposed MEC-MED VLSI architecture gives significant improved results than conventional SEC-SED.

## REFERENCES

- [1] M. S. Reorda, L. Sterpone and A. Ullah, "An Error-Detection and Self-Repairing Method for Dynamically and Partially Reconfigurable Systems," in IEEE Transactions on Computers, vol. 66, no. 6, pp. 1022-1033, 1 June 2017, doi: 10.1109/TC.2016.2607749.
- [2] A. Abraham and M. Manuel, "Delay efficient error detection and correction of parallel IIR filters using VLSI algorithms," 2016 International Conference on Emerging Technological Trends (ICETT), Kollam, India, 2016, pp. 1-5, doi: 10.1109/ICETT.2016.7873655.
- [3] M. S. Sundary and V. Logisvary, "Multiple error detection and correction over GF(2<sup>m</sup>) using novel cross parity code," 2016 10th International Conference on Intelligent Systems and Control (ISCO), Coimbatore, India, 2016, pp. 1-6, doi: 10.1109/ISCO.2016.7726963.
- [4] R. Zhou and W. Qian, "A general sign bit error correction scheme for approximate adders," 2016 International Great Lakes Symposium on VLSI (GLSVLSI), Boston, MA, USA, 2016, pp. 221-226, doi: 10.1145/2902961.2903012.
- [5] T. Fatt Tay and C. Chang, "A non-iterative multiple residue digit error detection and correction algorithm in RRNS," in IEEE Transactions on Computers, vol. 65, no. 2, pp. 396-408, 1 Feb. 2016, doi: 10.1109/TC.2015.2435773.
- [6] X. Peng, X. Liu, Y. Mei, J. Ren and H. Tang, "A Solution for Ultra-Low Bit-Error-Rate Interface of Superconductor-Semiconductor by Using an Error-Correction-Code Encoder," in IEEE Transactions on Applied Superconductivity, vol. 29, no. 5, pp. 1-4, Aug. 2019, Art no. 1301604, doi: 10.1109/TASC.2019.2900581.