FPGA-Based Implementation of Basic Image Denoising Techniques with Improved Genetic Algorithm

SK.Faiz Ahmed
Research Scholar
Department of Computer Science & Engineering
Rayalaseema University(Government)
Kurnool, Andhra Pradesh ,India.

Dr.K.Ramesh Reddy
Assistant Professor
Department of Computer Science
Vikrama Simhapuri University(Government)
Nellore, Andhra Pradesh ,India.

Abstract

In this paper, a novel Denoising Techniques with improved Genetic Algorithm(GA) have been introduced to remove noise from digital images assumptions with frequency content of the image, implemented with FPGAs, Field Programmable Gate Arrays (FPGAs) is also known as Reconfigurable hardware in the form of has been proposed as a way of obtaining high performance for applications such as Image Processing (IP), even under real-time requirements. The programming capability of FPGAs gives them software while keep the act advantages of an application detailed solution. The results show the robustness in the improvement of PSNR, SSIM.

IndexTerms - image, denoise, FPGA, accuracy

1. Introduction

Image Processing application developers require high-performance systems for computationally intensive Image Processing (IP) applications, frequently over real-time requirements. In addition, developing an IP application tends to be experimental and interactive. Field Programmable Gate Arrays(FPGA) gives a platform for parallel execution[16]. In an FPGA based design, different hardware blocks execute the sequences of an algorithm in parallel and thus provides quick response and high frame rate. Since the overall operations are performed in less number of clock cycles, the power consumption will be reduced considerably, compared to micro-controller/DSP-processor based designs[15]. The following section describes the advantage of FPGA based image processing in detail. This paper proposes another strategy called picture denoising component with enhanced hereditary calculation alongside FPGA instrument of discrete wavelet change, GA is the evolutionary algorithm, where evolution is used to find optimal parameters for analog components.However promising results evaluated.)with FPGA-based image processing, The results show better performance to existing technique, The experimental results show the robustness in the improvement of PSNR, SSIM.

2. FPGA based denoising techniques with improved genetic algorithm

Genetic Algorithm (GA) follows a heuristic exploration (search) method that imitates the process of ordinary evolution. Often it produces better solutions to the optimization problems,

The chromosomes (cms) is typically imparted in a progression of segments and each part of where is recognized as excellence. According to the subject resolves, excellence would be portrayed with the sort of twofold, honest to goodness amount, or distinctive arrangement[17]. One of the most superb techniques is bit string encoding used through genetic researchers in light of this ease and traceable.

3. Proposed system

Genetic Algorithm (GA) follows a heuristic exploration (search) method that imitates the process of ordinary evolution which proposed a improved Genetic Algorithm in my latest research work[17]. Often it produces better solutions to the optimization problems[16][17]. The chromosomes (cms) is typically imparted in a progression of segments and each part of where is recognized as excellence. According to the subject resolves, excellence would be portrayed with the sort of twofold, honest to goodness amount, or distinctive arrangement. One of the most superb techniques is bit string encoding used through genetic researchers in light of this ease and traceable..Proposed application of biased reconfiguration of FPGAs in image processing, the advantage of the FPGA devices is their flexibility that arises from their programmable nature[15][16].

It gives overall looking for capacity to GA by self-assertively altering the measure of characteristics in the cms. Preceding the modification of a form argument[18], change tempo would be stood out from a self-assertively delivered probability along experiment whether the varying tempo is greater than (or) identical to the aimlessly made probability

4. Background of FPGA

An FPGA is parallel in nature. Different algorithm sequences will be mapped to different hardware modules in an FPGA, which operates concurrently. The main reasons for choosing FPGA as an embedded image processing platform due to its 4 characteristics: Parallel operation, Speed of execution, Flexibility, Low power design.
4.1 FPGA Architecture

FPGAs are prefabricated silicon chips that can be programmed electrically for logical designs. Today's modern FPGA contains approximately 3,30,000 logic blocks and around 1,100 inputs and outputs.

![Block Diagram of FPGA](image1.png)

Fig 1. Block Diagram of FPGA

4.2 Parallel operation

An embedded imaging algorithm can be implemented using FPGA with its a collection of logic elements which can be reconfigured, FPGA implements an application by developing separate hardware for each function and hence such designs are essential.

4.3 Speed of execution

Due to the parallel nature of FPGA's, the execution speed will be consistently increased. In practical applications, the image will be partitioned into sub-blocks and then each block will be processed in parallel. This will speed up the overall algorithm.

4.4 Flexibility

An FPGA provides full programming, flexibility. FPGAs have enough logic possessions to implement even complex applications in a single chip. Modern FPGA based systems will adaptively reconfigure according to the different operating environments. Hence FPGA based systems are flexible.

4.5 Low power design

An FPGA based circuit implements several operations in one clock cycle simultaneously. This allows clock speed to be lowered significantly. So FPGA based design facilitates a low power design. Dedicated carry logic, dedicated pipe-lined multipliers, etc to increase the execution speed

5. Experimental results

Figure 2 presents one of the original images considered part of experiments. The image has been then made noisy by applying the 'salt and pepper' and Gaussian noise.

![Original Image and its Histogram](image2.png)

Fig 2. The original image and its histogram

Figure 3(a),3(b) presents the two diagrams related with the image corrupted by ‘salt and pepper’ noise mentioned as Fig 3(a) and by Gaussian noise it is mentioned as Fig. 3(b).
Table 1 Dependence of the PSNR value on the noise variance of the Gaussian noise. The experimental results shows the robustness in the improvement of PSNR, SSIM.

<table>
<thead>
<tr>
<th>Varianofnoise (dB)</th>
<th>PSNR value</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Low-pass mean filter</td>
</tr>
<tr>
<td>0.01</td>
<td>24.984</td>
</tr>
<tr>
<td>0.04</td>
<td>22.103</td>
</tr>
<tr>
<td>0.08</td>
<td>20.852</td>
</tr>
<tr>
<td>0.1</td>
<td>20.323</td>
</tr>
<tr>
<td>0.15</td>
<td>19.267</td>
</tr>
<tr>
<td>0.2</td>
<td>18.542</td>
</tr>
</tbody>
</table>
6. Conclusion

This paper showed a novel picture denoising procedure using a genetic figuring to cover confusion from mechanized pictures. A depiction of individuals is proposed subject to the pixel cross-section in such a way that modified half breed and change directors are organized. Proposed application of biased reconfiguration of FPGAs in image processing, the advantage of the FPGA devices is their availability that arise from their programmable environment. The hidden masses are produced using the noised picture through the use of the proposed directors. As needs are, a couple of pictures addressed by individuals are produced as revamping endeavors of disorderly pictures until the moment that mixing is cultivated, according to a wellbeing work reliant on a Markov Random Field illustrate. FPGA provides a new generation in the programmable logic devices. FPGAs have gained a quick acceptance over the past decades. Here are some of the applications of FPGAs in various technologies.

References

[14] Sreejithm, development of an FPGA based image processing intellectual property core, a thesis submitted in partial fulfillment of the requirements for the degree of Department of electrical engineering NITRourkela, India May 2014
AUTHORS BIBLIOGRAPHY

Sk.Faiz Ahmed completed his B.Tech(CSE) in 2005, M.Tech in 2008. Currently he is pursuing Ph.D in Computer Science & Engineering, from RayalaSeema University (Government), Kurnool, A.P. India. He has 12 years of teaching experience.

Dr. K.Ramesh Reddy, Awarded Ph.D from S.V University in 2005, working as Assistant Professor, Dept. of Computer Science, Vikrama Simhapuri University, Nellore, AP, India. His Research Area: Wireless Networks, Network Security, Data Mining, Advanced Operations Research, Image, FPGA. Awards & Other milestones: (i) State Level Best NSS Programme Officer Award For the year 2013-14. (ii) State Level Best NSS Programme Coordinator Award for the year 2014-15. (iii) National Level Indira Ghandi NSS Best Programme Officer Award for the year 2016-17. (iv) Youva Kishoram-2017 award. (V) District Level Best Coordinator Prasamsa Patram August 2013. (VI) Best Blood Motivator awards: 02. Other milestones: 1. BOS Chairman for DRW College Gudur (Autonomous) since 2018-19. 2. BOS Member for DK Govt. Degree and PG college for Women, Nellore since 2012. 3. I am the reviver for 02 international Journals. 4. I am editorial member for on International Journal. 5. Invited takes in the conferences: 10.