JETIREXPLORE- Search Thousands of research papers



Published in:

Volume 5 Issue 1
January-2018
eISSN: 2349-5162

Unique Identifier

JETIR1801163

Page Number

814-819

Share This Article


Title

IMPLEMENTING A FLEXIBLE COMPUTATIONAL UNIT TO PERFORM FDPA OPERATIONS TO LIMITING THE CARRY IN OPTIMIZED DATA PATH

ISSN

2349-5162

Cite This Article

"IMPLEMENTING A FLEXIBLE COMPUTATIONAL UNIT TO PERFORM FDPA OPERATIONS TO LIMITING THE CARRY IN OPTIMIZED DATA PATH", International Journal of Emerging Technologies and Innovative Research (www.jetir.org), ISSN:2349-5162, Vol.5, Issue 1, page no.814-819, January-2018, Available :http://www.jetir.org/papers/JETIR1801163.pdf

Abstract

This paper presents a novelapproach to design Flexible computational unit(FCU) exploiting carry save arithmetic anddadda multiplier. Earlier projects emphasized ondesigning systems with low power and fastoperations resulting in increased area. The goalof this project is to design DSP system to makethe design more efficient by proposing Daddatree multiplier. Utilizing Dadda tree multiplierreduces the area required for the advisement. Asin these modern times, most of the electronicsystems are adapted to perform digital signalprocessing; the DSP integrated systems havewide range of applications. Kernel which is thecore of the DSP system consists of data flowgraph that features the corresponding arithmeticoperation performed by the system. These DFGsbasically consist of arithmetic units such asadders, multipliers etc that are mapped onto theproposed flexible control units which are carrysave formatted data. As we know that the basicintension of designing integrated circuits is tominimize the dimensions of a given circuit. Thisobjective is achieved by incorporating dada multiplier as multiplier unit of the DSP dataflow graph template. This implementationshows considerable difference in terms of areawhich further leads to other advantages such asto fabricate more number of components ontothe resulted area.

Key Words

Digital signal processing (DSP),Data flow graph (DFG), Register Transfer logic(RTL), Template(T), Spurious powersuppression technique (SPST), Carry save arithmetic (CSA).

Cite This Article

"IMPLEMENTING A FLEXIBLE COMPUTATIONAL UNIT TO PERFORM FDPA OPERATIONS TO LIMITING THE CARRY IN OPTIMIZED DATA PATH", International Journal of Emerging Technologies and Innovative Research (www.jetir.org | UGC and issn Approved), ISSN:2349-5162, Vol.5, Issue 1, page no. pp814-819, January-2018, Available at : http://www.jetir.org/papers/JETIR1801163.pdf

Publication Details

Published Paper ID: JETIR1801163
Registration ID: 180240
Published In: Volume 5 | Issue 1 | Year January-2018
DOI (Digital Object Identifier):
Page No: 814-819
ISSN Number: 2349-5162

Download Paper

Preview Article

Download Paper




Cite This Article

"IMPLEMENTING A FLEXIBLE COMPUTATIONAL UNIT TO PERFORM FDPA OPERATIONS TO LIMITING THE CARRY IN OPTIMIZED DATA PATH", International Journal of Emerging Technologies and Innovative Research (www.jetir.org | UGC and issn Approved), ISSN:2349-5162, Vol.5, Issue 1, page no. pp814-819, January-2018, Available at : http://www.jetir.org/papers/JETIR1801163.pdf




Preview This Article


Downlaod

Click here for Article Preview