• R. PRAKASH RAO

While designing a VLSI system, power dissipation is one of the major concerns. Up to a certain time dynamic power was the single largest concern; however as the technology feature size shrinks static power has become an important issue as dynamic power. A well-known previous technique called the sleep transistor technique cuts off Vdd and/or Gnd connections of transistors to save leakage power consumption. However, when transistors are allowed to float, a system may have to wait a long time to reliably restore lost state and thus may experience seriously degraded performance. Therefore, retaining state is crucial for a system that requires fast response even while in an inactive state. The two common approaches are sleepy stack and sleepy keeper. Both methods are excellent in this regard. The static and dynamic power of sleepy stack is considerably low. But it has a delay penalty and its area requirement is maximum compared with other processes. Again the sleepy keeper process possesses excellent speed criteria but it requires more static and dynamic power than sleepy stack. Our goal is to trade off between these limitations and thus propose new methods which reduce both leakage and dynamic power with minimum possible area and delay trade off.

VLSI system, power dissipation, static power, dynamic power, sleep transistor technique, sleepy keeper process.

"IMPLEMENTATION OF VARIOUS LOW POWER TECHNIQUES IN A CHAIN OF FOUR INVERTERS", International Journal of Emerging Technologies and Innovative Research (www.jetir.org), ISSN:2349-5162, Vol.5, Issue 5, page no.451-458, MAY-2018, Available :http://www.jetir.org/papers/JETIR1805817.pdf

"IMPLEMENTATION OF VARIOUS LOW POWER TECHNIQUES IN A CHAIN OF FOUR INVERTERS", International Journal of Emerging Technologies and Innovative Research (www.jetir.org | UGC and issn Approved), ISSN:2349-5162, Vol.5, Issue 5, page no. pp451-458, MAY-2018, Available at : http://www.jetir.org/papers/JETIR1805817.pdf