UGC Approved Journal no 63975(19)

ISSN: 2349-5162 | ESTD Year : 2014
Call for Paper
Volume 11 | Issue 4 | April 2024

JETIREXPLORE- Search Thousands of research papers



WhatsApp Contact
Click Here

Published in:

Volume 7 Issue 3
March-2020
eISSN: 2349-5162

UGC and ISSN approved 7.95 impact factor UGC Approved Journal no 63975

7.95 impact factor calculated by Google scholar

Unique Identifier

Published Paper ID:
JETIR2003327


Registration ID:
230225

Page Number

174-178

Share This Article


Jetir RMS

Title

Optimised Division Circuit Using Reversible Logic Gates For Quantum Computers

Abstract

Reversible logic is introduced to overcome the problem of heat dissipation in conventional systems i.e using AND and OR gates.Quantum computing is one of the major and emerging applications of reversible logic.In conventional computers there are two states either ‘1’ or ‘0’ but quantum computing which is devolping based on the quantum theory where ‘0’ and ‘1’are used simultaneously . Reversible logic gates are designed using reversible logic.Reversible logic gates are the gates that have same number of inputs and outputs and have one-to-one mapping between input and output lines.Based on this reversible logic we have designed a reversible division circuit since division is one of the main building block in ALU and has crucial role in digital signal processing.The proposed design have reduced the hardware complexity of 24ß+48δ when compared to the existing designs in reversible logic.

Key Words

Reversible logic,Quantum computing,one-to-one mapping,ALU,reversible division, hardware complexity.

Cite This Article

"Optimised Division Circuit Using Reversible Logic Gates For Quantum Computers", International Journal of Emerging Technologies and Innovative Research (www.jetir.org), ISSN:2349-5162, Vol.7, Issue 3, page no.174-178, March-2020, Available :http://www.jetir.org/papers/JETIR2003327.pdf

ISSN


2349-5162 | Impact Factor 7.95 Calculate by Google Scholar

An International Scholarly Open Access Journal, Peer-Reviewed, Refereed Journal Impact Factor 7.95 Calculate by Google Scholar and Semantic Scholar | AI-Powered Research Tool, Multidisciplinary, Monthly, Multilanguage Journal Indexing in All Major Database & Metadata, Citation Generator

Cite This Article

"Optimised Division Circuit Using Reversible Logic Gates For Quantum Computers", International Journal of Emerging Technologies and Innovative Research (www.jetir.org | UGC and issn Approved), ISSN:2349-5162, Vol.7, Issue 3, page no. pp174-178, March-2020, Available at : http://www.jetir.org/papers/JETIR2003327.pdf

Publication Details

Published Paper ID: JETIR2003327
Registration ID: 230225
Published In: Volume 7 | Issue 3 | Year March-2020
DOI (Digital Object Identifier):
Page No: 174-178
Country: -, -, - .
Area: Engineering
ISSN Number: 2349-5162
Publisher: IJ Publication


Preview This Article


Downlaod

Click here for Article Preview

Download PDF

Downloads

0003041

Print This Page

Current Call For Paper

Jetir RMS