UGC Approved Journal no 63975(19)

ISSN: 2349-5162 | ESTD Year : 2014
Call for Paper
Volume 11 | Issue 4 | April 2024

JETIREXPLORE- Search Thousands of research papers



WhatsApp Contact
Click Here

Published in:

Volume 7 Issue 3
March-2020
eISSN: 2349-5162

UGC and ISSN approved 7.95 impact factor UGC Approved Journal no 63975

7.95 impact factor calculated by Google scholar

Unique Identifier

Published Paper ID:
JETIR2003328


Registration ID:
230224

Page Number

179-184

Share This Article


Jetir RMS

Title

DESIGN OF MULTIPLEXER AND JK FLIP FLOP USING ADVANCED REVERSIBLE LOGIC GATES FOR QUANTUM COMPUTERS

Abstract

Quantum computers are the present emergent technology which uses reversible logic gates for designing quantum circuits classical logic gates are for conventional digital circuits where as reversible logic gates are building blocks of quantum circuits. power consumption in digital circuits can be drastically reduced by using reversible logic. In conventional digital circuits, during logical operations some bits of information are lost due to significant amount of energy is dissipated. So, this loss of bits of information can be avoided by using reversible logic gates. Reversible logic gates used to maximize the speed and reduce the time delay. Reversible technology plays an important role in nano technology and less energy complementary metal oxide semiconductor (CMOS) technology. This paper presents some of the reversible logic gates, advanced reversible logic gates like PV, SAM, Multiplexer, JK flip flop. JK flip flop with simple reversible logic gates and advanced reversible logic gates is designed. The power, delay in JK flip flop with reversible logic gates is observed as 2.49Mw, 2.18nsec and the power, delay in JK flip flop with advanced reversible logic gates is observed as 2.019Mw, 1.59nsec .From these results it is observed that JK flip flop with advanced reversible logic gates consumes less power and faster than JK flip flop with simple reversible logic gates.

Key Words

Quantum computers, reversible logic, garbage outputs, Multiplexer, JK flip flop

Cite This Article

"DESIGN OF MULTIPLEXER AND JK FLIP FLOP USING ADVANCED REVERSIBLE LOGIC GATES FOR QUANTUM COMPUTERS", International Journal of Emerging Technologies and Innovative Research (www.jetir.org), ISSN:2349-5162, Vol.7, Issue 3, page no.179-184, March-2020, Available :http://www.jetir.org/papers/JETIR2003328.pdf

ISSN


2349-5162 | Impact Factor 7.95 Calculate by Google Scholar

An International Scholarly Open Access Journal, Peer-Reviewed, Refereed Journal Impact Factor 7.95 Calculate by Google Scholar and Semantic Scholar | AI-Powered Research Tool, Multidisciplinary, Monthly, Multilanguage Journal Indexing in All Major Database & Metadata, Citation Generator

Cite This Article

"DESIGN OF MULTIPLEXER AND JK FLIP FLOP USING ADVANCED REVERSIBLE LOGIC GATES FOR QUANTUM COMPUTERS", International Journal of Emerging Technologies and Innovative Research (www.jetir.org | UGC and issn Approved), ISSN:2349-5162, Vol.7, Issue 3, page no. pp179-184, March-2020, Available at : http://www.jetir.org/papers/JETIR2003328.pdf

Publication Details

Published Paper ID: JETIR2003328
Registration ID: 230224
Published In: Volume 7 | Issue 3 | Year March-2020
DOI (Digital Object Identifier):
Page No: 179-184
Country: -, -, - .
Area: Engineering
ISSN Number: 2349-5162
Publisher: IJ Publication


Preview This Article


Downlaod

Click here for Article Preview

Download PDF

Downloads

0003067

Print This Page

Current Call For Paper

Jetir RMS