JETIREXPLORE- Search Thousands of research papers



Published in:

Volume 7 Issue 9
September-2020
eISSN: 2349-5162

Unique Identifier

JETIR2009080

Page Number

598-605

Share This Article


Title

EFFICIENT ARCHITECTURE OF BCD SUBTRACTOR BY MAJORITY GATES IN VLSI

ISSN

2349-5162

Cite This Article

"EFFICIENT ARCHITECTURE OF BCD SUBTRACTOR BY MAJORITY GATES IN VLSI", International Journal of Emerging Technologies and Innovative Research (www.jetir.org), ISSN:2349-5162, Vol.7, Issue 9, page no.598-605, September-2020, Available :http://www.jetir.org/papers/JETIR2009080.pdf

Abstract

The modern world is getting advanced and enhanced in implementing the complex and huge structures in a minute design area, as per the moore’s transistor integration law the integration of transistors are processed. As far the difficulty has been rised in identifying the individual transistor, power supply, power dissipation of each transistor ,for fixing this problems many studies and practices are performing . In such nano technologies evolved QCA is termed as the efficient technology. This technology is employed as the transistor less structures which is termed as the replacement of cmos circuits. The qca technology is evolving day by day and are employed in arithmetic circuits. This paper flaunts QCA-based BCD subtractor.In this project BCD subtractor is developed using majority gates.

Key Words

Majority gates,Quantunm dot cellular automata,carry look ahead.

Cite This Article

"EFFICIENT ARCHITECTURE OF BCD SUBTRACTOR BY MAJORITY GATES IN VLSI", International Journal of Emerging Technologies and Innovative Research (www.jetir.org | UGC and issn Approved), ISSN:2349-5162, Vol.7, Issue 9, page no. pp598-605, September-2020, Available at : http://www.jetir.org/papers/JETIR2009080.pdf

Publication Details

Published Paper ID: JETIR2009080
Registration ID: 300771
Published In: Volume 7 | Issue 9 | Year September-2020
DOI (Digital Object Identifier):
Page No: 598-605
ISSN Number: 2349-5162

Download Paper

Preview Article

Download Paper




Cite This Article

"EFFICIENT ARCHITECTURE OF BCD SUBTRACTOR BY MAJORITY GATES IN VLSI", International Journal of Emerging Technologies and Innovative Research (www.jetir.org | UGC and issn Approved), ISSN:2349-5162, Vol.7, Issue 9, page no. pp598-605, September-2020, Available at : http://www.jetir.org/papers/JETIR2009080.pdf




Preview This Article


Downlaod

Click here for Article Preview