JETIREXPLORE- Search Thousands of research papers



Published in:

Volume 7 Issue 10
October-2020
eISSN: 2349-5162

Unique Identifier

JETIR2010067

Page Number

567-570

Share This Article


Title

VLSI Design of Sign and Unsigned Irreversible and Reversible Baugh Wooley Multiplier

ISSN

2349-5162

Cite This Article

"VLSI Design of Sign and Unsigned Irreversible and Reversible Baugh Wooley Multiplier ", International Journal of Emerging Technologies and Innovative Research (www.jetir.org), ISSN:2349-5162, Vol.7, Issue 10, page no.567-570, October-2020, Available :http://www.jetir.org/papers/JETIR2010067.pdf

Abstract

Reversible rationale is all that much sought after for the future figuring advancements as they are known not low power dissemination having its applications in Low Power CMOS, Quantum Computing, Nanotechnology, and picture preparing. Adders and multipliers are fundamental building blocks in many computational units. In this paper we have presented and implemented irreversible and reversible Baugh Wooley approach using standard irreversible and reversible logic gates/cells. The problem of minimizing the number of garbage outputs is an important issue in reversible logic design. It is proved that the proposed multiplier is better and optimized, compared to its existing counterparts with respect to the number of gates, constant inputs, garbage outputs and number of transistors required.

Key Words

Irreversible Multiplier, Baugh Wooley Approach, Reversible Multiplier, Garbage Output, Quantum Cost

Cite This Article

"VLSI Design of Sign and Unsigned Irreversible and Reversible Baugh Wooley Multiplier ", International Journal of Emerging Technologies and Innovative Research (www.jetir.org | UGC and issn Approved), ISSN:2349-5162, Vol.7, Issue 10, page no. pp567-570, October-2020, Available at : http://www.jetir.org/papers/JETIR2010067.pdf

Publication Details

Published Paper ID: JETIR2010067
Registration ID: 301680
Published In: Volume 7 | Issue 10 | Year October-2020
DOI (Digital Object Identifier):
Page No: 567-570
ISSN Number: 2349-5162

Download Paper

Preview Article

Download Paper




Cite This Article

"VLSI Design of Sign and Unsigned Irreversible and Reversible Baugh Wooley Multiplier ", International Journal of Emerging Technologies and Innovative Research (www.jetir.org | UGC and issn Approved), ISSN:2349-5162, Vol.7, Issue 10, page no. pp567-570, October-2020, Available at : http://www.jetir.org/papers/JETIR2010067.pdf




Preview This Article


Downlaod

Click here for Article Preview