JETIREXPLORE- Search Thousands of research papers



Published in:

Volume 8 Issue 1
January-2021
eISSN: 2349-5162

Unique Identifier

JETIR2101087

Page Number

636-641

Share This Article


Title

Implementation of Power Area Efficient 32-Bit Approximate Multiplier with Improved Accuracy

ISSN

2349-5162

Cite This Article

"Implementation of Power Area Efficient 32-Bit Approximate Multiplier with Improved Accuracy", International Journal of Emerging Technologies and Innovative Research (www.jetir.org), ISSN:2349-5162, Vol.8, Issue 1, page no.636-641, January-2021, Available :http://www.jetir.org/papers/JETIR2101087.pdf

Abstract

Approximate computing has received significant attention as a promising strategy to enhance performance of multiplication. Various arithmetic operations such as multiplication addition, subtraction are important part of digital circuit to speed up the computation speed of processor. This paper presents 32 bit approximate multiplier for high speed and low delay for advance digital signal processing. Previous it is designed at 16 bit for various applications. Research work is focus on hardware-level approximation by introducing the partial product perforation technique and dadda multiplier for designing approximate multiplication circuits. Xilinx 14.7 is used to implementation with verilog programming language.

Key Words

Approximate, Dadda, Multiplier, Verilog, Speed

Cite This Article

"Implementation of Power Area Efficient 32-Bit Approximate Multiplier with Improved Accuracy", International Journal of Emerging Technologies and Innovative Research (www.jetir.org | UGC and issn Approved), ISSN:2349-5162, Vol.8, Issue 1, page no. pp636-641, January-2021, Available at : http://www.jetir.org/papers/JETIR2101087.pdf

Publication Details

Published Paper ID: JETIR2101087
Registration ID: 305004
Published In: Volume 8 | Issue 1 | Year January-2021
DOI (Digital Object Identifier):
Page No: 636-641
ISSN Number: 2349-5162

Download Paper

Preview Article

Download Paper




Cite This Article

"Implementation of Power Area Efficient 32-Bit Approximate Multiplier with Improved Accuracy", International Journal of Emerging Technologies and Innovative Research (www.jetir.org | UGC and issn Approved), ISSN:2349-5162, Vol.8, Issue 1, page no. pp636-641, January-2021, Available at : http://www.jetir.org/papers/JETIR2101087.pdf




Preview This Article


Downlaod

Click here for Article Preview