Contact Us
Click Here

"Low Power 1-Bit Full Adder Using Full-Swing Gate Diffusion Input Technique", International Journal of Emerging Technologies and Innovative Research (www.jetir.org), ISSN:2349-5162, Vol.8, Issue 2, page no.695-699, February-2021, Available :http://www.jetir.org/papers/JETIR2102081.pdf

• Shaik Noucia Azad
• K.Dhanunjaya

This paper presents a design which provides full swing output for logic 1 and logic 0 for 1-bit full adder cell and reduces power consumption, delay, and area. In this design full adder consists of two XOR gate cells and one cell of 2x1 multiplexer (MUX). The performance of the proposed design compared with the different logic style for full adders through cadence virtuoso simulation based on TSMC 65nm technology models with a supply voltage of 1v and frequency 125MHz. The simulation results showed that the proposed full adder design dissipates low power, while improving delay and area among all the design taken for comparison

Full adder; Gate Diffusion Input (GDI); FS-GDI.

"Low Power 1-Bit Full Adder Using Full-Swing Gate Diffusion Input Technique", International Journal of Emerging Technologies and Innovative Research (www.jetir.org | UGC and issn Approved), ISSN:2349-5162, Vol.8, Issue 2, page no. pp695-699, February-2021, Available at : http://www.jetir.org/papers/JETIR2102081.pdf