JETIREXPLORE- Search Thousands of research papers



Published in:

Volume 8 Issue 4
April-2021
eISSN: 2349-5162

Unique Identifier

JETIR2104003

Page Number

12-18

Share This Article


Title

FPGA Implementation of Multi Error Correction and Detection for IoT based WSN Applications

ISSN

2349-5162

Cite This Article

"FPGA Implementation of Multi Error Correction and Detection for IoT based WSN Applications ", International Journal of Emerging Technologies and Innovative Research (www.jetir.org), ISSN:2349-5162, Vol.8, Issue 4, page no.12-18, April-2021, Available :http://www.jetir.org/papers/JETIR2104003.pdf

Abstract

Wireless communication network must be able to transfer data with high accuracy and reliability for various application. So to retain the more reliability of these networks, errors must be detected and corrected with great efficiency. There are number of error detecting and correcting codes available but most of them confront lot of challenges such as unreliable wireless links, the broadcast nature of wireless transmissions, interference, frequent topology changes, and other effects of wireless channels. This work proposed an implementation of multi error correction and detection using verilog code on xilnx 14.7 software. Proposed MEC-MED circuit design for high speed and less complexity and reduced area logic circuit. The conventional SEC-SED logic is modified to extend error correction and detection and improve latency, area, power, throughput and frequency. Simulated results shows that proposed MEC-MED VLSI architecture gives significant improved results than conventional SEC-SED.

Key Words

SEC, SED, MEC, MED, IOT, WSN, Verilog, VLSI, Xilinx.

Cite This Article

"FPGA Implementation of Multi Error Correction and Detection for IoT based WSN Applications ", International Journal of Emerging Technologies and Innovative Research (www.jetir.org | UGC and issn Approved), ISSN:2349-5162, Vol.8, Issue 4, page no. pp12-18, April-2021, Available at : http://www.jetir.org/papers/JETIR2104003.pdf

Publication Details

Published Paper ID: JETIR2104003
Registration ID: 307345
Published In: Volume 8 | Issue 4 | Year April-2021
DOI (Digital Object Identifier):
Page No: 12-18
ISSN Number: 2349-5162

Download Paper

Preview Article

Download Paper




Cite This Article

"FPGA Implementation of Multi Error Correction and Detection for IoT based WSN Applications ", International Journal of Emerging Technologies and Innovative Research (www.jetir.org | UGC and issn Approved), ISSN:2349-5162, Vol.8, Issue 4, page no. pp12-18, April-2021, Available at : http://www.jetir.org/papers/JETIR2104003.pdf




Preview This Article


Downlaod

Click here for Article Preview