JETIREXPLORE- Search Thousands of research papers



Published in:

Volume 5 Issue 12
December-2018
eISSN: 2349-5162

Unique Identifier

JETIRDZ06048

Page Number

371-377

Share This Article


Title

FPGA implementation of the fractional frequency synthesizers

ISSN

2349-5162

Cite This Article

"FPGA implementation of the fractional frequency synthesizers", International Journal of Emerging Technologies and Innovative Research (www.jetir.org), ISSN:2349-5162, Vol.5, Issue 12, page no.371-377, December 2018, Available :http://www.jetir.org/papers/JETIRDZ06048.pdf

Abstract

The proposed work presented implementation of fractional frequency synthesizer on FPGA. The various parameters have been analyzed and comparison has been presented of the proposed design. The results of the proposed synthesizer has been simulated and synthesized by Xilinx and same results have been implemented on FPGA. In future, hybrid synthesizer may be designed on the same platform.

Key Words

PLL, DCO, Filter, FPGA, Xilinx.

Cite This Article

"FPGA implementation of the fractional frequency synthesizers", International Journal of Emerging Technologies and Innovative Research (www.jetir.org | UGC and issn Approved), ISSN:2349-5162, Vol.5, Issue 12, page no. pp371-377, December 2018, Available at : http://www.jetir.org/papers/JETIRDZ06048.pdf

Publication Details

Published Paper ID: JETIRDZ06048
Registration ID: 233500
Published In: Volume 5 | Issue 12 | Year December-2018
DOI (Digital Object Identifier):
Page No: 371-377
ISSN Number: 2349-5162

Download Paper

Preview Article

Download Paper




Cite This Article

"FPGA implementation of the fractional frequency synthesizers", International Journal of Emerging Technologies and Innovative Research (www.jetir.org | UGC and issn Approved), ISSN:2349-5162, Vol.5, Issue 12, page no. pp371-377, December 2018, Available at : http://www.jetir.org/papers/JETIRDZ06048.pdf




Preview This Article


Downlaod

Click here for Article Preview