UGC Approved Journal no 63975(19)

ISSN: 2349-5162 | ESTD Year : 2014
Call for Paper
Volume 11 | Issue 4 | April 2024

JETIREXPLORE- Search Thousands of research papers



WhatsApp Contact
Click Here

Published in:

Volume 5 Issue 10
October-2018
eISSN: 2349-5162

UGC and ISSN approved 7.95 impact factor UGC Approved Journal no 63975

7.95 impact factor calculated by Google scholar

Unique Identifier

Published Paper ID:
JETIRJ006027


Registration ID:
189378

Page Number

168-172

Share This Article


Jetir RMS

Title

Implementation of synchronized space vector PWM for a Two-level Inverter using the digital I/O pins of the dSPACE hardware platform

Abstract

This paper presents soft starting and speed control a 3-phase induction motor is obtained by (v/f) control. A voltage source inverter (VSI) is employed to impress a variable voltage, variable frequency supply to the motor. The VSI is controlled by dSPACE (an acronym digital signal processing and control engineering), hardware platform, which supports a hardware-in-loop feature. Simulink models can be converted into assembly language programs of the target DSP platform and can be downloaded into the target platform to run various real time applications. Six dedicated PWM lines are provided in dSPACE. Thus, two independent inverters can be simultaneously controlled. However these PWM lines can implement only asynchronous PWM not possible to ensure as it is an integral ratio of the carrier wave and modulating wave under all conditions. Consequently, it calls for the exploration of the capabilities of some other resources available with the dSPACE platform. It was found that one may configure the digital I/O lines provided by the dSPACE as PWM lines if the switching frequency is not high. In this paper the general purpose digital I/O lines are programmed as PWM lines to drive the VSI, which employs synchronous space vector modulation.

Key Words

dSPACE, soft starting, voltage source inverter (VSI), PWM, synchronous space vector modulation.

Cite This Article

"Implementation of synchronized space vector PWM for a Two-level Inverter using the digital I/O pins of the dSPACE hardware platform", International Journal of Emerging Technologies and Innovative Research (www.jetir.org), ISSN:2349-5162, Vol.5, Issue 10, page no.168-172, October-2018, Available :http://www.jetir.org/papers/JETIRJ006027.pdf

ISSN


2349-5162 | Impact Factor 7.95 Calculate by Google Scholar

An International Scholarly Open Access Journal, Peer-Reviewed, Refereed Journal Impact Factor 7.95 Calculate by Google Scholar and Semantic Scholar | AI-Powered Research Tool, Multidisciplinary, Monthly, Multilanguage Journal Indexing in All Major Database & Metadata, Citation Generator

Cite This Article

"Implementation of synchronized space vector PWM for a Two-level Inverter using the digital I/O pins of the dSPACE hardware platform", International Journal of Emerging Technologies and Innovative Research (www.jetir.org | UGC and issn Approved), ISSN:2349-5162, Vol.5, Issue 10, page no. pp168-172, October-2018, Available at : http://www.jetir.org/papers/JETIRJ006027.pdf

Publication Details

Published Paper ID: JETIRJ006027
Registration ID: 189378
Published In: Volume 5 | Issue 10 | Year October-2018
DOI (Digital Object Identifier):
Page No: 168-172
Country: RANGA REDDY, HYDERABAD, TELAGANA, India .
Area: Engineering
ISSN Number: 2349-5162
Publisher: IJ Publication


Preview This Article


Downlaod

Click here for Article Preview

Download PDF

Downloads

0003109

Print This Page

Current Call For Paper

Jetir RMS