



Journal of Emerging Technologies and Innovative Research

An International Open Access Journal Peer-reviewed, Refereed Journal

www.jetir.org | editor@jetir.org An International Scholarly Indexed Journal

Certificate of Publication

The Board of

Journal of Emerging Technologies and Innovative Research (ISSN : 2349-5162)

Is hereby awarding this certificate to

Pooja M. Itankar

In recognition of the publication of the paper entitled

OVERVIEW OF DESIGN OF COMBINATIONAL LOGIC CIRCUIT FOR LOW POWER VLSI APPLICATION

Published In JETIR (www.jetir.org) ISSN UGC Approved (Journal No: 63975) & 7.95 Impact Factor

Published in Volume 5 Issue 5 , May-2018 | Date of Publication: 2018-05-11

Parisa P

EDITOR

[Signature]

EDITOR IN CHIEF

JETIR18IC032

Research Paper Weblink <http://www.jetir.org/view?paper=JETIR18IC032>

Registration ID : 181447





Journal of Emerging Technologies and Innovative Research

An International Open Access Journal Peer-reviewed, Refereed Journal

www.jetir.org | editor@jetir.org **An International Scholarly Indexed Journal**

Certificate of Publication

The Board of

Journal of Emerging Technologies and Innovative Research (ISSN : 2349-5162)

Is hereby awarding this certificate to

Mayuri Chawla

In recognition of the publication of the paper entitled

OVERVIEW OF DESIGN OF COMBINATIONAL LOGIC CIRCUIT FOR LOW POWER VLSI APPLICATION

Published In JETIR (www.jetir.org) ISSN UGC Approved (Journal No: 63975) & 7.95 Impact Factor

Published in Volume 5 Issue 5 , May-2018 | Date of Publication: 2018-05-11

Parisa P

EDITOR

EDITOR IN CHIEF

JETIR18IC032

Research Paper Weblink <http://www.jetir.org/view?paper=JETIR18IC032>

Registration ID : 181447





Journal of Emerging Technologies and Innovative Research

An International Open Access Journal Peer-reviewed, Refereed Journal

www.jetir.org | editor@jetir.org An International Scholarly Indexed Journal

Certificate of Publication

The Board of

Journal of Emerging Technologies and Innovative Research (ISSN : 2349-5162)

Is hereby awarding this certificate to

Mahadeo Mahajan

In recognition of the publication of the paper entitled

OVERVIEW OF DESIGN OF COMBINATIONAL LOGIC CIRCUIT FOR LOW POWER VLSI APPLICATION

Published In JETIR (www.jetir.org) ISSN UGC Approved (Journal No: 63975) & 7.95 Impact Factor

Published in Volume 5 Issue 5 , May-2018 | Date of Publication: 2018-05-11

Parisa P

EDITOR

[Signature]

EDITOR IN CHIEF

JETIR18IC032

Research Paper Weblink <http://www.jetir.org/view?paper=JETIR18IC032>

Registration ID : 181447

