



Journal of Emerging Technologies and Innovative Research

An International Open Access Journal Peer-reviewed, Refereed Journal

www.jetir.org | editor@jetir.org **An International Scholarly Indexed Journal**

Certificate of Publication

The Board of

Journal of Emerging Technologies and Innovative Research (ISSN : 2349-5162)

Is hereby awarding this certificate to

Dr. S. Murali Mohan

In recognition of the publication of the paper entitled

**Effective and Adaptive Logic Design in VLSI for Digital Circuit Designing
using Verilog**

Published In JETIR (www.jetir.org) ISSN UGC Approved (Journal No: 63975) & 7.95 Impact Factor

Published in Volume 6 Issue 6 , June-2019 | Date of Publication: 2019-06-01

Parisa P

EDITOR

EDITOR IN CHIEF

JETIRCO06001

Research Paper Weblink <http://www.jetir.org/view?paper=JETIRCO06001>

Registration ID : 217157





Journal of Emerging Technologies and Innovative Research

An International Open Access Journal Peer-reviewed, Refereed Journal

www.jetir.org | editor@jetir.org **An International Scholarly Indexed Journal**

Certificate of Publication

The Board of

Journal of Emerging Technologies and Innovative Research (ISSN : 2349-5162)

Is hereby awarding this certificate to

Mr. P. Prathap

In recognition of the publication of the paper entitled

**Effective and Adaptive Logic Design in VLSI for Digital Circuit Designing
using Verilog**

Published In JETIR (www.jetir.org) ISSN UGC Approved (Journal No: 63975) & 7.95 Impact Factor

Published in Volume 6 Issue 6 , June-2019 | Date of Publication: 2019-06-01

Parisa P

EDITOR

EDITOR IN CHIEF

JETIRCO06001

Research Paper Weblink <http://www.jetir.org/view?paper=JETIRCO06001>

Registration ID : 217157





Journal of Emerging Technologies and Innovative Research

An International Open Access Journal Peer-reviewed, Refereed Journal

www.jetir.org | editor@jetir.org **An International Scholarly Indexed Journal**

Certificate of Publication

The Board of

Journal of Emerging Technologies and Innovative Research (ISSN : 2349-5162)

Is hereby awarding this certificate to

Mr. P. S. Rajakumar

In recognition of the publication of the paper entitled

**Effective and Adaptive Logic Design in VLSI for Digital Circuit Designing
using Verilog**

Published In JETIR (www.jetir.org) ISSN UGC Approved (Journal No: 63975) & 7.95 Impact Factor

Published in Volume 6 Issue 6 , June-2019 | Date of Publication: 2019-06-01

Parisa P

EDITOR

EDITOR IN CHIEF

JETIRCO06001

Research Paper Weblink <http://www.jetir.org/view?paper=JETIRCO06001>

Registration ID : 217157

