



# Journal of Emerging Technologies and Innovative Research

An International Open Access Journal Peer-reviewed, Refereed Journal

www.jetir.org | editor@jetir.org An International Scholarly Indexed Journal

## Certificate of Publication

The Board of

Journal of Emerging Technologies and Innovative Research (ISSN : 2349-5162)

Is hereby awarding this certificate to

**Thota Sai Abhishek**

In recognition of the publication of the paper entitled

**16 BIT ARITHMETIC AND LOGIC UNIT USING REVERSIBLE LOGIC  
GATES**

Published In JETIR ( www.jetir.org ) ISSN UGC Approved (Journal No: 63975) & 7.95 Impact Factor

Published in Volume 7 Issue 4 , April-2020 | Date of Publication: 2020-04-12

*Parisa P*

EDITOR

*[Signature]*

EDITOR IN CHIEF

JETIR2004149

Research Paper Weblink <http://www.jetir.org/view?paper=JETIR2004149>

Registration ID : 230658





# Journal of Emerging Technologies and Innovative Research

An International Open Access Journal Peer-reviewed, Refereed Journal

www.jetir.org | editor@jetir.org An International Scholarly Indexed Journal

## Certificate of Publication

The Board of

Journal of Emerging Technologies and Innovative Research (ISSN : 2349-5162)

Is hereby awarding this certificate to

**Peddami Sreemani**

In recognition of the publication of the paper entitled

**16 BIT ARITHMETIC AND LOGIC UNIT USING REVERSIBLE LOGIC  
GATES**

Published In JETIR ( www.jetir.org ) ISSN UGC Approved (Journal No: 63975) & 7.95 Impact Factor

Published in Volume 7 Issue 4 , April-2020 | Date of Publication: 2020-04-12

*Paria P*

EDITOR

*[Signature]*

EDITOR IN CHIEF

**JETIR2004149**

**Research Paper Weblink <http://www.jetir.org/view?paper=JETIR2004149>**

**Registration ID : 230658**





# Journal of Emerging Technologies and Innovative Research

An International Open Access Journal Peer-reviewed, Refereed Journal

www.jetir.org | editor@jetir.org An International Scholarly Indexed Journal

## Certificate of Publication

The Board of

Journal of Emerging Technologies and Innovative Research (ISSN : 2349-5162)

Is hereby awarding this certificate to

**Majjigapu Pavan Kumar Reddy**

In recognition of the publication of the paper entitled

**16 BIT ARITHMETIC AND LOGIC UNIT USING REVERSIBLE LOGIC GATES**

Published In JETIR ( www.jetir.org ) ISSN UGC Approved (Journal No: 63975) & 7.95 Impact Factor

Published in Volume 7 Issue 4 , April-2020 | Date of Publication: 2020-04-12

*Pavani P*

EDITOR

*[Signature]*

EDITOR IN CHIEF

**JETIR2004149**

**Research Paper Weblink <http://www.jetir.org/view?paper=JETIR2004149>**

**Registration ID : 230658**

