

# Design and Implementation of 8-Bit Low Power Parallel Adder/Subtractor Circuit Using Reversible Computing

<sup>1</sup>Riya, <sup>2</sup>Amandeep Singh Bhandari

<sup>1</sup>M.tech Scholar, <sup>2</sup>Assistant Professor

Department of E.C.E, Punjabi University, Patiala

**Abstract** - New technology innovation is facing a big challenge of miniaturization and low power electronics. Reversible logic proves to be an emerging solution. Reversible logic has various applications in modern low power computing environment. Adders play a major role in ALU and processors of any computing environment. Adders are not only suitable for addition but for subtraction and multiplication also. For many commercial applications, decimal arithmetic is highly demanding. The main aim of this paper is to design the improved reversible 4-bit & 8-bit full adder/subtraction circuit using Dual Key Gate (DKG) and Dual key Gate Pair (DKGP) gates that work singly as full adder/full subtraction are used to realize the basic building blocks of logic circuits. The reversible 4-bit & 8-bit full adder/subtraction circuit are synthesized and simulated in VHDL language using EDA (Electronic Design Automation) tool-Xilinx ISE design suite 14.2.

**Keywords** - Low power CMOS, quantum computing, reversible logic gates, parallel adder/subtraction, power consumption.


## I. Introduction

The advancement in higher-level integration and fabrication process has emerged in better logic circuits and energy loss has also been dramatically reduced over the last decades. This trend of reduction of heat in computation also has its physical limit according to Landauer [1,2] who proved that in logic computation every bit of information loss generates  $kT \ln 2$  joules of heat energy, where  $k$  is Boltzmann's constant of  $1.38 \times 10^{-23} J/K$ , and  $T$  is the absolute temperature of the environment. At room temperature the dissipating heat is around  $2.9 \times 10^{-21} J$ . Energy loss by Landauer limit is important because it is likely that the growth of heat generation due to information loss will be noticeable in future. Bennett [3] showed that zero energy dissipation would be possible if the network consists of reversible gates only. Reversible logic has also found its applications in several disciplines such as quantum computing [4], nanotechnology [5], DNA technology [6] and optical computing [7].

Any digital circuit is redesigned using reversible design units. These reversible design units are called reversible logic gates. These are  $n \times n$  digital logic gates with some specific characteristics. Some characteristics of reversible logic gates are as follows:

1. Equal numbers of input and output signals.
2. Output combination at any instance accurately provides the applied input combination.
3. There is one to one mapping between input and output signals bits.
4. Low fan out.
5. Any output bit is high for half the number of total input combinations possible.

With these characteristics, various reversible logic gates have been proposed till now. Some examples of these reversible logic gates are Feynman, Toffoli, Fredkin, HNG, MHNG, DKG & DKGP gates etc. Reversible digital circuit designing approach utilizes these reversible logic gates to design target digital circuit with an approach. These reversible logic gates are used to design various digital circuits with reversible logic approach with an aim to create a loss less digital system. Figure 1 shows the block diagram of a simple  $n \times n$  reversible logic gate.



**Fig. 1 Block Diagram of Reversible Gate**

In this paper, improved design techniques of reversible logic implementation for 4-bit & 8-bit full adder/subtraction circuits are presented. We have compared the proposed designs with the existing ones and found that modified designs are better than the existing ones in terms of quantum cost and power dissipation.

II. REALIZATION OF LOGIC GATES

• Reversible DKGP Gate

The 4\* 4 reversible DKGP gate can work singly as a reversible full adder or a full subtractor. If logic 0 is given to input A of reversible DKGP gate, it works as a full adder. If logic 1 is given to input A, the reversible gate works as a full subtractor. The DKGP gate and its quantum circuit are shown in Figs. 2 and 3 respectively. From the quantum circuit, the quantum cost of DKGP gate is calculated directly as 15 as it contains 2 positive controlled TG and 5 CNOT gates.




Fig. 2 Quantum circuit of DKGP gate




Fig. 3 Reversible DKGP gate

• Reversible DKG Gate

The 4\* 4 reversible DKG gate can also work singly as a reversible full adder or a full subtractor. It works as a full adder or a full subtractor when the value of input A='0' and A='1' respectively. The DKG gate and its quantum circuit are shown in Figs. 4 and 5 respectively. From the quantum circuit, the quantum cost of DKG gate is calculated directly as 17 as it contains 2 positive controlled TG, 1 negative controlled TG, and 4 CNOT gates. The DKG gate can be used as Copy, NOT, EXOR, EXNOR, AND, OR and NAND gates.




Fig. 4 Quantum circuit of DKG gate




Fig. 5 Reversible DKG gate


III. 4-BIT REVERSIBLE PARALLEL ADDER/SUBTRACTOR

Conventionally parallel adder/subtractor circuits are realized using full adder and EXOR gates. If the control input F='0', the circuit works as parallel adder, adding two 4-bit numbers. If the control input F='1', the circuit works as parallel subtractor, subtracting two 4-bit numbers. This is done using 2's complement method.

Full adder/subtractor adds or subtracts two 1-bit inputs along with carry input or borrow input, producing sum/ difference and carry out/borrow out. If two n-bit numbers are to be added or subtracted, 'n' number of full adder/ subtractors are cascaded in such a way that carry out/borrow of one stage is given as carry in/borrow in of next stage so that carry/ borrow is propagated from 1st stage to last stage. This circuit constitutes parallel adder/subtractor where the inputs are applied to all the stages of the circuit simultaneously.

Proposed Design 1<sup>st</sup> : 4-bit parallel adder/subtractor using DKGP Gates

A 4-bit reversible parallel adder/subtractor implemented using the reversible DKGP gates is shown in Fig. 6. When the control input A=0, the circuit acts as a parallel adder, thus adding two binary numbers of 4 bits each and produces a 4-bit sum and a carry out. If the control input A=1, the circuit acts as a parallel subtractor, thus subtracting two binary numbers of 4 bits each and produces a 4-bit difference and a borrow out. The unused outputs are the garbage outputs.



Proposed Design 2<sup>nd</sup> : 8-bit parallel adder/subtractor using DKG Gates

The figure 7 shows the proposed design of 8-bit parallel adder/subtractor using DKG reversible logic gates. As its name suggest 8-bit so it makes use of 8 DKG gates only. In this design DKG gate serves as full adder. Each DKG gate is used to add two bits along with carry bit. The carry generated from next DKG gate is given to DKG gate and so on. Hence, the carry is propagated in a serial computation. The quantum cost of the DKG gate is 17. So the total quantum cost of the circuit is 136.




Fig. 7 Reversible 8-bit parallel adder/parallel subtractor circuit

**Proposed Design 3<sup>rd</sup> : Modified 8-bit parallel adder/subtractor using DKGP Gates**

A 8-bit reversible parallel adder/subtractor implemented using the reversible DKGP gates is shown in Fig. 8.




Fig. 8 Reversible Modified 8-bit parallel adder/parallel subtractor circuit

When the control input  $A/S=0$ , the circuit acts as a parallel adder, thus adding two binary numbers of 4 bits each and produces a 4-bit sum and a carry out. If the control input  $A/S=1$ , the circuit acts as a parallel subtractor, thus subtracting two binary numbers of 4 bits each and produces a 4-bit difference and a borrow out. The unused outputs are the garbage outputs. The quantum cost of the DKGP gate is 15. So the total quantum cost of the circuit is 120.

**IV. IMPLEMENTATION & RESULTS**

Table1: Comparison of Proposed work with Existing work

Parallel Adder/Subtractor Circuit	Quantum Cost	Power Consumption (W)
Parallel Adder/Subtractor Design [12]	68	2.722 W
Proposed 4-bit Parallel Adder/Subtractor Design [fig. 6]	60	1.478 W
Proposed 8-bit Parallel Adder/Subtractor Design [fig. 7]	136	2.559 W
Proposed Modified 8-bit Parallel Adder/Subtractor Design [fig. 8]	120	1.372 W

V. SIMULATION METHODOLOGY

The performance of the proposed design is verified by simulation using Xilinx ISE 14.4. The results obtained from the simulation for various adder/subtractor circuits are verified and shown in the fig. 9-11.






Fig. 9 RTL view of proposed Reversible 4-Bit adder/subtractor circuit

The fig. 9 shows the RTL schematic of top module for our proposed reversible 4-bit parallel adder/subtractor circuit (proposed design 1<sup>st</sup>) using DKGP gates, it contains inputs a, b each of which contains 4 bits and Cin is the input carry & A as control input which decides whether the circuit works as adder or subtractor. The S is the output which contains 4 bits and Cout is the output carry.

The fig. 10 shows the RTL schematic of top module for our proposed reversible 8-bit parallel adder/subtractor circuit (proposed design 2<sup>nd</sup>) using DKG gates, it contains inputs a, b each of which contains 8 bits and Cin is the input carry & A as control input which decides whether the circuit works as adder or subtractor. The S is the output which contains 8 bits and Cout is the output carry.





**Fig. 10**RTL view of proposed Reversible 8-Bit adder/subtractor circuit

The fig. 11 shows the RTL schematic of top module for our proposed modified reversible 8-bit parallel adder/subtractor circuit (proposed design 3<sup>rd</sup>) using DKGPs gates, it contains inputs a, b each of which contains 8 bits and Cin is the input carry & A as control input which decides whether the circuit works as adder or subtractor. The S is the output which contains 8 bits and Cout is the output carry.




Fig. 11 RTL view of proposed modified reversible 8-bit adder/subtractor circuit




Fig. 12 Power Consumption Graph of Existing 4-bit adder/subtractor circuit [12]






Fig. 13 Power Consumption Graph of Proposed 4-bit adder/subtractor circuit




Fig. 14 Comparative Results of Power Consumption Graph for Proposed & Existing 4-bit adder/subtractor circuit [12]

In the fig. 14 the graph between the Vcc and Output power shows that the proposed design consumes 1.45 Watt power while the existing design consumes 2.72 Watt power. Similarly the graph between the Junction Temperature and Power shows that the propose design consumes 1.45 Watt power while the existing design consumes 2.72 Watt power.




Fig. 15 Power Consumption Graph of Proposed 8-bit adder/subtractor circuit




Fig. 16 Power Consumption Graph of Proposed Modified 8-bit adder/subtractor circuit




Fig. 17 Comparative Results of Power Consumption Graph for Proposed & Modified Proposed 8-bit adder/subtractor circuit

In the fig. 17 the graph between the Vcc and Output power shows that the propose design consumes 2.56 Watt power while the modified proposed design consumes 1.37 Watt power. Similarly the graph between the Junction Temperature and Power shows that the propose design consumes 2.56 Watt power while the modified propose design consumes 1.37 Watt power.

Hence it can be concluded that the proposed parallel adder/subtractor circuit consumes less power as compared to the existing parallel adder/subtractor circuit.

VI. CONCLUSION

This work presents the design of reversible parallel adder/subtractor circuits. The proposed designs are compared with existing design given in [12] & modified proposed design. A comparison is performed between the proposed and the existing parallel adder/subtractor circuits designs which signify that the proposed design outperforms the existing designs in terms of quantum cost and power consumption. Thus, this design forms the basis for a reversible arithmetic circuit design and contributing to no or less power dissipation. The next steps, which should be considered for future work, can design the n-bit reversible parallel adder/subtractor circuit.

REFERENCES

[1] Keyes R, Landauer R. Minimal Energy Dissipation in Logic. IBM Journal of Research and Development 1970;14: 153-7.  
 [2] Landauer R. Irreversibility and heat generation in the computational process's. IBM Journal of Research Development 1961; 5: 183-91.  
 [3] Bennett CH. Logical reversibility of computation. IBM Journal of Research and Development 1973; 17: 525-32.  
 [4] Shende VV, Prasad AK, Markov IL, Hayes JP. Synthesis of reversible logic circuits. IEEE Transaction on CAD 2003; 22(6): 723-9.  
 [5] Moore GE. Cramming more components onto integrated circuits. Journal of Electronics 1965; 38(8).  
 [6] Frank M. Physical Limits of Computing. CIS4930.1194X/6930.1078X, 2000.  
 [7] Perkowski M. Reversible Computation for Beginners. Lecture Series 2000. Portland State University.  
 [8] Thapliyal, H. and Ranganathan, N. (2011) A New Design of the Reversible Subtractor Circuit. Proceedings of IEEE International Conference on Nanotechnology, Portland, 15-18 August 2011, 1430- 1435.  
 [9] Neeraj Kumar Misra, Mukesh Kumar Kushwaha, Subodh Wairya, ' Cost Efficient Design of Reversible Adder Circuits for Low Power Applications', International Journal of Computer Applications (0975 – 8887) Volume 117 – No. 19, May 2015



- [10] V.Kamalakaran1, Shilpakala.V2, Ravi. H. N,' Design of Adder/ Subtractor Circuits Based On Reversible Gates', International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering Vol. 2, Issue 8, August 2013, ISSN 2320 – 3765
- [11] Ankush, Amandeep Singh Bhandari, "Review Paper on Reversible Logic Gate", International Journal for Research in Electronics & Communication Engineering, vol. 1, Issue 7, (2016).
- [12] D. Krishnaveni, M. Geetha Priya. "Reversible Binary Arithmetic for Integrated Circuit Design" , International Journal of Computer and Information Engineering Vol:12, No:1, 2018
- [13] Ankush, Amandeep Singh Bhandari, "Design & Performance Analysis of Low Power Reversible Carry Skip Adder", IOSR Journal of VLSI and Signal Processing, vol. 6, Issue 4, Ver. II,(2016),pp.33-39
- [14] Ankush, Amandeep Singh Bhandari, "Design & Performance Analysis of Low Power Reversible Residue Adder", International Journal of Hybrid Information Technology, vol. 9, Issue 9,(2016),pp.93-102.
- [15] Ankush, Sonam, "An Improved Design of Low Power BCD Adder using Reversible Computing", International Journal of Advance Science & Technology, vol. 104, pp.33-42, (2017).
- [16] Ankush, Sonam "Efficient Design of Low Power Multiplier using MHNG Reversible Logic Gate", International Journal of Technical Research & Science, vol. 2, Issue VIII, August 2017,pp.434-440
- [17] Prinkle Wadhawan, Ravijot Kaur, Amandeep Singh, "A Review on Quantum Dot Cellular Automata", International Journal of Electrical and Electronics Engineers, Volume 9, Issue 1, 2017, pp319-327.
- [18] Ankush, "Design & Implementation of 8-bit Low Power Parity Preserving Carry Skip Adder Using Reversible Computing", International Journal of Advance Science & Technology, Volume 107, (2017),pp.61-70
- [19] Amandeep Singh Bhandari and Priya Sharma, "Introduction to Reversible Logic and Mathematical Derivation for V and V+ Gates", International Journal of Computer Applications (0975 – 8887) Volume 153 – No5, November 2016, pp 14-18
- [20] Sonam, Ankush, "A Novel Design of Reversible 2:4 & 3:8 Decoder", International Journal of Technical Research & Science, vol. 2, Issue X, November 2017,pp.613-620

