

AN OPTIMAL DESIGN OF FULL SUBTRACTOR IN QCA NANOTECHNOLOGY

Dr.S.Karthigai Lakshmi ME.,Phd.

Selvakumar. G, Shankar.S,
Surendhar Balaji.B

Professor & HoD

UG Students,

Department of Electronics & Communication
Engineering
SSMIET, Dindigul, Tamilnadu.

Department of Electronics & Communication
Engineering
SSMIET, Dindigul, Tamilnadu.

Abstract - In upcoming years reaching of CMOS technology to the end of its way is expected due to high cost of lithography, Short channel Effect(SCE), Physical Scalability and heating challenges. An alternative method to overcome the above mentioned challenges is Quantum dot Cellular Automata(QCA), which provides smaller area, high speed and low power consumption. Adders and Subtractors are important in all arithmetic and signal processing circuits. In this paper a full subtractor is proposed with reduced number of cells. The proposed subtractor is designed using two Exor gate, two inverter gates and one OR and AND gate. The design is simulated and their functionalities are verified using coherence vector simulation in QCA designer 2.0.3.

Keywords : Inverter logics, majority gates, Quantum dot Cellular Automata, Subtractor.

I. INTRODUCTION

In the CMOS IC technology, the number of transistors in the integrated circuit (IC) has increased enormously in accordance with the Moore's Law. Due to reduction in the size of transistors, there is an increased number of transistors in ICs. As a result, it increases the power consumption, heat dissipation and also increases the area of the ICs. To overcome these drawbacks, many alternative methods are designed. Among which Quantum dot cellular Automata (QCA) is considered as the most promising technology that can replace CMOS technology. Quantum-dot Cellular Automata was first introduced by C.S.Lent et al. in 1993 and Experimentally verified in 1997. QCA is expected to provide high speed, very small area, high package density and very low energy dissipation. Transistors channel information through current or voltage, while QCA transfers information through cell to cell or coulombic interactions. Due to this QCA has very high switching or processing speed and low power or energy consumption.

This paper provides the implementation of reduced full subtractor circuit using the concepts of QCA. Subtractor is an important block in most of the arithmetic circuit and signal processing circuit.

II. QCA MATERIAL

A. QCA cells

A basic QCA cell consists of four quantum dots each at the four corners of square form. Electrons reside in each dot called as potential well. Each cell has two electrons which move to the nearby dots through tunneling. Due to repulsive force electrons lie in the opposite corners. These configurations are designated as +1 (logic 1) and -1 (logic 0).




Fig.1 Basic QCA cell

B. QCA wire

Array of QCA cells forms a QCA wire in which the binary signals propagate from the input to output due to electrostatic interactions between cells. These wires have two QCA cell orientations, that is 90° QCA wire and 45° QCA wire. In 45° QCA wire the binary signals alternate between the two polarizations.




Fig. 2 QCA wire




Fig.5 QCA Majority gate

C. QCA clocking

Any clocking system is required in QCA circuits to provide synchronization and to control the flow of information and mainly to provide the power required to run the circuit. The clock switching contain four phases Switch, Hold, Release and Relax. Proper placing of these zones is very critical to design high efficient circuit.




Fig. 3 QCA clock pulse

D. QCA Inverter

QCA inverter is a circuit that provides the reversed output value corresponds to the provided input value. Different types of inverter circuits have been designed in QCA.




Fig.4 QCA inverters

E. QCA Majority gate

The QCA majority gate is a three input logic circuit. Let A, B and C be the inputs, then the logic function of the majority gate is given as

$$M(A, B, C) = AB + BC + CA$$

Majority gate can be used as OR gate and AND gate. By fixing one input as 0 it can perform AND operation and by fixing one input as 1 it can perform OR operation.

$$M(A, B, 0) = AB + A \cdot 0 + B \cdot 0 = AB$$

$$M(A, B, 1) = AB + A \cdot 1 + B \cdot 1 = A + B$$

F. QCA XOR gate

The XOR gate is one of the basic gates for the logic circuits. It is used in the design of full adder and full subtractor circuits. 3 input XOR gate is used in this paper for the implementation of full subtractor. The output of the 3-input XOR gate is given by the equation:

$$XOR(A, B, C) = A \oplus B \oplus C$$

$$A \oplus B \oplus C = A'B'C + AB'C + AB'C' + ABC$$




Fig.6 3-input XOR gate

III. FULL SUBTRACTOR

A Subtractor is one of the fundamental logic of arithmetic progressing unit. Subtractors are commonly designed using adders with exor gate. But these structures have high delay when compared with dedicated subtractor structures. QCA has only few subtractor implemented designs. A full subtractor is a combinational circuit that performs subtraction of three inputs namely A, B, Bin and two outputs namely, Borrow and Difference.

The Boolean expressions for the Borrow and Difference is given by,

$$Borrow = A'B + A'Bin + BBin$$

$$Difference = A \oplus B \oplus Bin$$

In QCA, implementation of direct Boolean expressions requires large number of majority gates and QCA cells. So it is preferred to use the optimized Boolean expressions for the reduced cell logic .

So in this paper, the Boolean Expression for the Borrow function is modified as,

$$\text{Borrow} = A'(A \oplus B) + \text{Bin}(A \oplus B)'$$

This equation seems more complicated than the original equation but its implementation in QCA is simple and requires no cross wirings. This would reduce the size of the proposed Full subtractor structure.




Fig. 7 Schematic of designed full Subtractor


The Schematic diagram of the proposed subtractor is shown in fig. 7 . It consists of two exor gates , AND gates and inverters and one OR gate. Table I shows the simulation settings in QCADesigner tool which is used for implementation.

TABLE.I SIMULATION SETTINGS


Parameter	Value
Cell dimension	18 nm x 18 nm
Dot diameter	5 nm
Radius of effect	80 nm
Relative permittivity	12.9
Clock High	9.8e-22
Clock Low	3.8e-23
Simulation engine	Coherence vector

IV. QCA IMPLEMENTATION

The QCA layout of the proposed full subtractor circuit is shown in the fig. 8(a) and its simulation results are shown in Fig.8(b). Table II shows the comparison of the results of the proposed subtractor with the other existing subtractor designs.



(a)



(b)

Fig.8. Proposed Subtractor. (a)QCA layout .(b)Simulation results.

TABLE II
COMPARISION OF RESULTS

Design	Cell Count	Area (µm ²)	Borrow delay	Difference delay
Existing Design[6]	63	20.4	3	3
Existing Design[5]	53	17.1	3	3
Existing Design[1]	84	27.2	3	4
Proposed Design	46	14.9	3	6

From Table II, we can understand that the proposed Subtractor has very less number of cells and area when compared with the already existing subtractor designs.

V. CONCLUSION

In this paper, a full subtractor with minimum number of cells has been designed and the area of the proposed design is $14.9 \mu\text{m}^2$, which is much less than the existing model. The performance of the proposed design has been demonstrated as per the truth table. A table has been included to illustrate the comparison between the proposed model and the existing models. This proposed model can be used to design more complex and high performance structure in future at nano scale levels.

REFERENCES

- [1] Marshal raj, Lakshminarayanan Gopalakrishnan(2019)“Novel Reliable QCA Subtractor Designs using Clock zone based Crossover “ Third International Conference on Electronics Communication and Aerospace Technology [ICECA 2019] IEEE Conference Record # 45616; IEEE Xplore
- [2] Milad Sangsefidi, Morteza Karimpour, Mahdiy Sarayloo(2015) “Efficient Design of a Coplanar Adder/Subtractor in Quantum-dot Cellular Automata”, 2015 IEEE European Modelling Symposium .DOI 10.1109/EMS.2015.74
- [3] S.Karthigai Lakshmi, G.Athisha, M.Karthikeyan and C.Ganesh, "Design of subtractor using nanotechnology based QCA," 2010 International Conference on Communication Control and Computing Technologies, Ramanathapuram, 2010, pp. 384-388. 50
- [4] Lent.C, Tougaw.P, Porod.W and Benstein.G, "Quantum Cellular automata", Nanotechnology, vol.4, pp.49-57, 1993.
- [5] R. Jaiswal and T. N. Sasamal, "Efficient design of full adder and subtractor using 5-input majority gate in QCA," 2017 Tenth International Conference on Contemporary Computing (IC3), Noida, 2017, pp. 1-6.
- [6] C. Labrado and H. Thapliyal, "Design of adder and subtractor circuits in majority logic-based field-coupled QCA nanocomputing," Electronics Letters, vol. 52, no. 6, pp. 464-466, 2016.
- [7] Jagarlamudi, HS., Saha, M., Jagarlamudi, PK., (2011). "Quantum Dot Cellular Automata Based Effective Design of Combinational and Sequential Technology, 60:6
- [8] Hayati.MandRazaei.A, "Design of novel efficient XOR gates for quantum-dot cellular automata", J.comput.Theor.Nanosci, vol.10, no.3, pp.643-647, 2013.
- [9] Full Adder Based on Quantum-dot Cellular Automata..2017 Manila International Conference on "Trends in Engineering and Technology" (MTET-17) Jan. 23-24, 2017 Manila (Philippines)
- [10] E. Ganesh, L. Kishore, and M. Rangachar, "Implementation of quantum cellular automata combinational and sequential circuits using majority logic reduction method," International Journal of Nanotechnology and Applications, vol. 2, no. 1, pp. 89– 106, 2008
- [11] S. Kim and E. E. Swartzlander, "Restoring divider design for quantum-dot cellular automata," 2011 11th IEEE International Conference on Nanotechnology, Portland, OR, 2011, pp. 1295- 1300
- [12] A. Roohi, H. Khademolhosseini, S. Sayedsalehi, and K. Navi, "A symmetric quantum-dot cellular automata design for 5-input majority gate", Journal of Computational Electronics, vol. 13, no. 3, pp. 701– 708, 2014.
- [13] S.Karthigai Lakshmi and G. Athisha "A Design and analysis of adders using nanotechnology based Quantum dot Cellular Automata" DOI : 10.3844/jcssp.2011.1072.1079 Journal of Computer Science Volume 7, Issue 7