40

FPGA implementation of Universal Biquadratic Filter

¹Rahul Singh, ²Ram Chandra Singh Chauhan ¹M. Tech Scholar, ² Associate Professor, ¹Electronics Department, ¹Institute of Engineering and Technology, Lucknow, India.

Abstract: In this paper, a Universal Biquad Filter is designed with the help of the XILINX FPGA tool. This paper presents concept of universal filter using the FPGA model. Analog filters are basically used in different types of signal processing applications mainly they are used in the designing of greater order filter structures. Biquad filter designing using XILINX is a suitable method of second order "Biquad" analog filter which is taken as a main filter in making of higher order filters. The behavior of Biquad filter makes it very unique in the design of various filtering circuits using various types of active elements because it gives very suitable results. In our proposed design Biquad filter is implemented using XILINX tool. The Biquad filter using the active type of elements, is so chosen as to get greater bandwidth, maximum speed and minimum power consumption since these parameters are major considerations in design of any filter circuit. The simulation results are validating and the layout of the Universal Biquad filter is also designed using XILINX TOOL.

IndexTerms - CMOS, XILINX FPGA, Static Power, Dynamic Power, Ambient temperature.

I. INTRODUCTION

Active filter is mainly applied in the stream of electrical engineering. They are mainly found in cross over type network that uses in a three-way higher fidelity loud speaker, portable type ECG detection technique is used in front end circuits and touch-tone telephone are mainly useful for the purpose of tone decoding. Several active devices are basically used to design tunable active filters, i.e. OTA, OP-AMP, CDTA, second generation current-controlled current conveyor. The Biquad filter is helpful in designing all the filter in the same circuit. A significant type of element of main structure is the desirable of three essential filter move capacities, i.e., low-pass (LP), band-pass (BP), and high-pass (HP) at the same time. Likewise, Filter tuning should be possible without altering the quality factor of the circuit. Biquad filter offers low latent and dynamic sensitivities, low segment spread and great dependability. Be that as it may, generally high number of resistors can be an inconvenience of the Op-Amp based voltage-mode working old style structure, other than its recurrence data transmission constraint. So as to beat the constrained recurrence transmission capacity properties of the operational amplifier. The important filter characteristics are band pass frequency range, bands top frequency range, low attenuation in the stop band, large allowable ripple in the pass band, required phase characteristics, desirable transient parameters, input and output impedances and noise ratio parameters etc.

filters are commonly described with the help of a transfer functions. The defined expression for the Biquad filter transfer function is basically obtained in the form as:

$$H(s) = \frac{a_2 s^2 + a_1 s + a_o}{s^2 + s \left(\frac{\omega_o}{Q}\right) + \omega_o^2}$$

These various types of filter low pass filter (LPF), high pass filter (HPF) and band pass filter (BPF), are realized with the help of the numerator coefficients as described in the given equations.

$$H_{LP} = \frac{a_o}{s^2 + s\left(\frac{\omega_o}{Q}\right) + \omega_o^2} \qquad \qquad H_{HP} = \frac{a_2 s^2}{s^2 + s\left(\frac{\omega_o}{Q}\right) + \omega_o^2} \qquad \qquad H_{BP} = \frac{a_1 s}{s^2 + s\left(\frac{\omega_o}{Q}\right) + \omega_o^2}$$

2. PROPOSED BIQUAD FILTER CIRCUIT

Biquad filter can be designed with the help of Xilinx tool. With the help of Biquad filter all the filter can be designed LPF, HPF and BPF all are designed in the same circuit. The simulation is also performed on the Xilinx tool. The main purpose of this circuit is to initialize the system and to prepare incoming data for further processing. Before exploring the actual design, brief explanations of the I/O ports will be given to help better understanding of this subsystem.

© 2020 JETIR November 2020, Volume 7, Issue 11

- DATA_IN This is the pseudo-random test data from DataGen, which are used to evaluate the signal bandwidth.
- COEF_IN This is the incoming data from Simulink, including the coefficients of the filter and controlling header, all of which are grouped as a frame obeying the established protocol.
- END This is a signal from the DataGen module identifying the end of one successful run when it is active.
- COEF_OUT This is the set of cached coefficients that are sent to the memory block in the Biquad module.
- DATA_OUT The test data which are multiplied by normalization factor g.
- MOD_NUM This is the total number of SOS sections for the filter module.
- COEF_FEED_EN The enable signal for feeding coefficients into the Biquad when the data is prepared and ready.
- COEF_INI An initialization signal for all modules to reset their RAMs.




Figure 1: Biquad filter circuit designing on Xilinx 14.7 tool

2.1 BIQUAD FILTER RTL SCHEMATIC DIAGRAM

The RTL schematic of Biquad filter has been done using the Xilinx FPGA tool.




Figure 2: Biquad filter circuit RTL Schematic diagram

2.2 BIQUAD FILTER TECHNOLOGY SCHEMATIC DIAGRAM

The Technology schematic of Biquad filter has been done using the Xilinx FPGA tool.

ОЭНИКХОСХЮН × ≯,≠88,40 № 3 В В В В В В В В В В В В В В В В В В	2 PR >= + 9
Wenc: Implementation Implementation Implementation Hearschy Implementation Implementation Implementation Implementation Implementation Implementation Implementation Implementati	bqmain au rel wel
Centra - coeficio (coeficio) Processes logmain Uma Constrainta Center Terring Constlainta UO Pin Planning (PlanAh. UO Pin Planning (PlanAh. UO Pin Planning (PlanAh. UO Pin Planning (PlanAh. Excepter Anna (CU)Logic ()	itsegb itsegt (15.12) itsegt (15.12) itsegt (15.12) itseg (15.12) itsegt (15.12) itsegt (15.12) itsegt (15.12) itsegt (15.12) itsegt (15.12) itsegt (15.12) itsegt (15.12) itsegt (15.12) itsegt (15.12)
	bginsaln Jeg 🖸 🖡 tonening: 🖸 😹 tonen (teiti) 🖉 📓 tonen (teiti) 🖉 📓 tonen (teiti) 🛃
o: by Category Design Objects of Agmain	Properties (No Selection)
ntances ^ Pins ^ Signals.	Plane Value

Figure 3: Biquad filter circuit Technology Schematic diagram

2.3 BIQUAD FILTER DETAILED TECHNOLOGY SCHEMATIC DIAGRAM

The Technology schematic of Biquad filter has been done using the Xilinx FPGA tool.




Figure 4: Biquad filter circuit detailed Technology Schematic diagram

2.4 BIQUAD FILTER FULL SCHEMATIC DIAGRAM

The full schematic of Biquad filter has been done using the Xilinx FPGA tool. For an FPGA design,

extra circuits mean higher costs of area, power and delay. After comparing the costs, complexities and performances from simulations was selected.




Figure 5: Biquad filter circuit full Schematic diagram

2.5 BIQUAD FILTER DETAILED WIRED SCHEMATIC DIAGRAM

The detailed wired schematic of Biquad filter has been done using the Xilinx FPGA tool.



Figure 6: Biquad filter detailed wired schematic diagram

44

2.6 BIQUAD FILTER WAVEFORM USING XILINX TOOL

The waveform of Biquad filter has been done using the Xilinx FPGA tool.

nons and Processes ++ 🗆 🗗	X Objects	+□ð×	1			1,060,300,700,000 ps	
9 2 4 9 10 2 4	Simulation Objects for		7	Value	11 (002 305 600 000 mm	1 060 300 300 400 44	11.065 300
ance and Process Name		15 GL	B Intax of	Value	1,090,300,699,998 ps	1,060,300,700,000 ps	1,050,300
Cont 55 3	Object Name	Value	🥒 📑 dat (15:1)	10010101010	300 30 00 10 10 10 10		
C Cort 96 4	13 10(1	1	🕥 💘 dat olt 50	050505030305	000000000000000000000000000000000000000		
G Cont \$6.5	(int.)	0	adr. (bt)				
C3 Cant 99.5	We i	2	W HARD BOOK	110	110		
G Always_102_7	(m.)	0	the a diptk	1			
C5 Cont. 125_8	atk a	0	treset	7			
Cs Cont, 131,9 Cs Cont, 137,10	a #1,11541	10010101010101		16160100	10 100 100		
Cont, 141, 11	5	110	i waid	1			
Cant 146 12	25, 011	0	1 1 101	02020020	5000000		
C Cont 152 13	18, 912	0	11 a11[15.0]	0000000000	00000000000000		
G Cont_155_14	216 310	0	a12[15:0]	05000050508	000000000000000000000000000000000000000		
G1 Always_159_15	A 10(612	0	b10(15x6)	00000000000	000000000000000000000000000000000000000		
roetiai	W_012	0	0.		000000000000000000000000000000000000000		
C Cant 75 0	1 👌 📸 a 1 1 1 1 5 60 .	0000000000000000		0000000000			
C Cont 76 1	þ. 📑 s 12(15/0)	000000000000000000000000000000000000000		00000000000	000000000000000000000000000000000000000		
Cant 77,2 Cant 78,3	b20/054	000000000000000000000000000000000000000		00000000000	20000000000000000000000000000000000000		
C Cort. 79 4	\$12[15:0]	0000000000000000	The second	00000000000	000000000000000000000000000000000000000		
C- Cont 61 5	The sectores						
G Always 83 6	*			X1: 1,0	60,300,700,000 ps		
			< : >	() (1
nstanc 🔒 Menory 📔 Source	t. c		Delaut.wctg		coefo v 🖸 📄 bouad	0	

Figure 7: Biquad filter waveform using Xilinx tool

3. SIMULATION AND RESULTS:


(*) Place mouse over the ast

The propose circuit are validate using XILINX FPGA tool. This mechanism prevents the hardware implementation from wasting power to refresh the cache memory for an identical set of coefficients. It significantly reduces the power consumption, which is one of the crucial criteria for evaluating the performance of an FPGA design. The analysis is taken on the basis of power calculated with the help of the tool. Various other parameters of Biquad filter are also being determined with the help of this tool. Overall power is being calculated, clock variation report, HDL synthesis report, timing and delay report, toggle analysis are also calculated. The layout of the Biquad filter is also shown in the analysis portion.

3.1 POWER CALCULATION USING VARIOUS TOOLS:

The power of Biquad filter has been calculated with the help of XILINX FPGA tool.in the below figure (8) the power comes under the biquad filter using XILINX tool is 0.1777 amp. The thermal properties and ambient temperature are shown in the figure (8).

A	B	C	D	E	16 î	G	н	1.1	3	ĸ	L	M	N
Dentes		100	On-Chip	Power (W)	Used	Available	Akadimin (1)		Supply	Summary	Tetar	Dynamic	Guardisett
andy.	Writex7	1	Chicke	0.000			2 3	- 33	Source	Vokage	Gument (A)	Current (A)	Current (A)
	xc7vx330t		Lingic	0.000	237	294000	1. i	0	Visunt	1.000	0.086	0.000	
actuage.	Rg1157		Signals	0.000	474			- 10	Visconte	1.800		0.000	0.030
Terripi Gradar	Commercial	2160	DSPe	0.000	.5	1120		0	Visc.18	1.800	0.001	0.000	
100000	Typecal	2	KOn .	D.000	58	600	4 3	0	Contraction of the	1.000	0.002	0.000	
Speed Grate	-3	_	Linekape	D.177					Vestade	1.710	0.020	0.000	0.020
Environment		1	Total	0.177	1				_		Tete	Dynamic	Queses.
Antonent Territo (C.)	25.0	100			Ettective TJA	Mar Artisteri	Junetion Ten		Supply	Paver (W)	0.177		
Use custum TJAY	No	2.11	Thermal	Properties	C/M0	-60)	(G)	18			2		
Gummin TAA (C/W)	NA.				1.4	84.7	25	3					
Reflace (LFM)	250	C 188	-					-88					
Mult Sel	Medium Profile	31											
Cumm TSA (C/W)	NA.												
Board Selector	Medium (10"x18")	218											
# # Board Leyem	12 to 15												
Current TJB (C/W)	NA												
loard Tempenature (NA												



In the figure (8) power calculation using the XILINX tool is presented.

3.2 CLOCK VARIATION REPORT

The proposed circuit values under the clock variation has been shown. It basically shows all the source rise time and the fall time of the given circuit.

Clock to Setup on destination clock dspclk									
Source Clock	Src:Rise Dest:Rise	Src:Fall Dest:Rise	Src:Rise Dest:Fall	Src:Fall Dest:Fall +					
clk_i dspclk	5.518 5.025 								

Figure 9: Clock variation report

3.3 PROPOSED CIRCUIT DESIGN SUMMARY REPORT

The proposed circuit design summary report has been shown. It basically shows how many flip flops, clock buffers and IO buffers are present in the circuit while designing.

11. A 95		
* D	esign Summary	
Top Level Output File Name	: bqmain.ngc	
Primitive and Black Box Usage:		
Primitive and Black Box Usage:		
# BELS	: 302	
# GND	: 1	
# INV	: 11	
# LUT1	: 1	
# LUT2	: 5	
# LUT3	: 30	
# LUT4	: 62	
# LUT5	: 37	
# LUT6	: 33	
# MUXCY	: 59	
# VCC	: 1	
# XORCY	: 62	
<pre># FlipFlops/Latches</pre>	: 198	
# FDCE	: 198	
# Clock Buffers	: 2	
# BUFGP	: 2	
# IO Buffers	: 57	
# IBUF	: 32	
# OBUF	: 25	
# DSPs	: 5	
# DSP48E1	: 5	

Figure 10: Proposed circuit design summary report

3.4 PROPOSED CIRCUIT HDL SYNTHESIS REPORT

The proposed circuit HDL synthesis report has been shown. It basically shows how many registers, adders and multiplexers are present in the circuit while designing.

HDL Synthesis Report		
Macro Statistics		
		-
# Multipliers	-	5
llx7-bit multiplier	-	2
7x7-bit multiplier	:	3
# Adders/Subtractors	:	12
14-bit addsub	:	4
32-bit adder	:	8
# Registers	:	17
12-bit register	:	1
14-bit register	:	4
16-bit register	:	5
8-bit register	:	7
# Multiplexers	:	16
1-bit 2-to-1 multiplexer	:	7
14-bit 2-to-1 multiplexer	:	1
16-bit 7-to-1 multiplexer	:	1
32-bit 2-to-1 multiplexer	:	6
8-bit 2-to-1 multiplexer	:	1
# Xors	:	5
1-bit xor2	:	5

Figure 11: Proposed Circuit HDL Synthesis report

3.5 PROPOSED CIRCUIT TIMING AND DELAY REPORT

The proposed circuit timing analysis report has been shown. It basically shows the clock period of 5.027ns and the total number of paths and ports in the circuit while designing. All the delays in the circuit are necessary for the synchronization between different components in the circuit. They are also helpful to increase the driving ability and to reduce the probability of having timing issues after realization.

```
Timing Summary:
------
Speed Grade: -3
Minimum period: 5.027ns (Maximum Frequency: 198.938MHz)
Minimum input arrival time before clock: 1.194ns
Maximum output required time after clock: 1.605ns
Maximum combinational path delay: 1.479ns
Timing Details:
------
All values displayed in nanoseconds (ns)
Timing constraint: Default period analysis for Clock 'dspclk'
Clock period: 5.027ns (frequency: 198.938MHz)
```

Total number of paths / destination ports: 20863 / 110

Figure 12: Timing and delay report

3.6 PROPOSED CIRCUIT FAN IN FANOUT REPORT

The proposed circuit fan in fanout analysis has been shown. It basically shows all the signal rate and the slice fanout of the given circuit.

Name	Power (W)	Signal Rate	% High	Fanout	Slice Fanout	Clock
biquadi/nreset_inv	0.00000	0.0	1.0	118	33	Async
nreset_IBUF	0.00000	0.0	99.0	1	1	Async
rst_i_IBUF	0.00000	0.0	1.0	80	20	Async

D '	12	D 1		••	C
Figure	13:	Proposed	circuit I	an in	fanout report

3.7 PROPOSED CIRCUIT TOGGLE RATE REPORT

The proposed circuit toggle rate analysis has been shown. It basically shows all the toggle rate and the reset toggle values of the given circuit.

ame	Value	Range
⁼ Toggle Rate (%)	12.5	0.0 to 200.0
/O Toggle Rate (%)	12.5	0.0 to 200.0
Output Load (pF)	5.0	0.0 to 1000000.0
/O Enable Rate (%)	100.0	0.0 to 100.0
3RAM Write Rate (%)	50.0	0.0 to 100.0
3RAM Enable Rate (%)	50.0	0.0 to 100.0
Set/Reset Probability (%)	1.0	0.0 to 100.0
Set/Reset Toggle Rate (%	6) 1.0	0.0 to 200.0
Enable Probability (%)	99.0	0.0 to 100.0
Enable Toggle Rate (%)	1.0	0.0 to 200.0
DSP Toggle Rate (%)	12.5	0.0 to 200.0

Figure 14: Proposed circuit toggle rate analysis report

3.8 PROPOSED CIRCUIT LAYOUT DIAGRAM

The proposed circuit Biquad filter zoomed layout diagram has been shown. It basically shows all connections of the layout of the given circuit.

		.
		.

Figure 15: Layout of proposed Biquad circuit using OTA

47

4. CONCLUSION

In this paper the modification in the Biquad filter circuit is been designed according to the optimization to a combination of power, delay and area consumption for the FPGA. Design method is useful in adding an extra input port for the hardware model to allow the inputting of test data from external sources, such as an analog-to-digital converter. It would also be desirable to migrate all of the software modules to the hardware design including the evaluator or even the DE optimization engine. The main purpose of this design is to create a System-on-a-Chip (SOC) that contains everything in this paper which can accelerate the optimization of a circuit. The power of the Biquad filter is also calculated using the XILINX tool and the layout is also presented for understanding the path of the various signal.

REFERENCES

- Design of Low-Power Low-Area Tunable Active RC Filters "Amirhossein Rasekh, Member IEEE and Surachoke Thanapitak" Proc. IEEE, vol. 96, no. 7, pp. 1184–1202, Jul. 2016
- 2. C. Sawigun, W. Ngamkham, and W. A. Serdijn, "A 0.5-V, 2-nW, 55-dB DR, fourth- order bandpass filter using single branch biquads: An efficient design for FoM enhancement," Microelectron. J., vol. 45, no. 4, pp. 367–374, Apr. 2014.
- 3. Poonam, M.D. and Saini, H.," Design of Two Stage Op-Amp". International Journal, 2(3),2013.
- 4. Al Zaher, et al. "Optimal Low Power Complex Filters," IEEE Trans. Circuits Syst. II, pp 1-11.2012.
- 5. Manish kumar, M.C. Srivastava and Umesh kumar "Voltage mode OTA Based KHN Filter", IEEE, 2012 pp. 698-700.
- 6. Tapsi Singh, Manjit Kaur and Gurmohan Singh, "Design and analysis of CMOS Folded Cascode OTA using Gm/ID Technique",International Journal of Electronics, vol. 88, pp. 1093–1101, 2009.
- 7. S.Assaad and Jose Silva-Martinez, "The Recycling folded cascode: A general enhancement of the folded cascode amplifier", IEEE Journal of Solid State Circuits, Vol.44, No.9, September 2009.
- 8. S. A. Mahmoud, ELCT 604, Microelectronics chapter 8: CMOS Transconductance Amplifiers, German University in Cairo, Spring semester, 2008.
- 9. M. O. Shaker, S. A. Mahmoud and A. M. Soliman, "New CMOS fully-differential transconductor and application to a fullydifferential -C filter," ETRI J., vol. 28, no. 12", pp.175-181 April 2006.
- M. A. Hashiesh, S. A. Mahmoud, and A. M. Soliman, "Digitally Controlled CMOS Balanced Output Transconductor Based On Novel Current-Division Network And Its Application," The 47th IEEE International Midwest Symposium on Circuits and Systems, MWCAS2004, Hiroshima, Japan, Vol. III, pp. 323-326, July 25-28, 2004.