An Efficient VLSI Filter Implementation for Image Denoising with Performance Enhancement

[1]**Mithilesh Kumar Patel,** [2]**Dr. Komal Prasad Kanojia,** [3]**Dr. Bharti Chourasia,**

[1]Research Scholar, [2]Assistant Professor, [3]Associate Professor & HOD,
Department of Electronics and Communication Engineering,
RKDF Institute of Science & Technology, SRK University, Bhopal, India

Abstract : Image and video signals are adulterated by motivation clamor during obtaining or transmission. Consequently there is a requirement for an efficient and consumer friendly motivation commotion expulsion procedure. Because of the commotion issue the general exhibition down or here and there it disappointment. This paper presents an efficient VLSI filter execution for picture denoising with execution upgrade. The test pictures are of various size and goal. The denoising execution is estimated; unbiasedly top sign to commotion proportion and abstractly visual nature of picture and it is found that Daubechies 6-tap wavelet filter wavelets beat. Simulation is performed using MATLAB and VLSI –Xilinx 14.7 software. The image process to be visualizes using the MATLAB software and the filter architecture to be optimized using the Xilinx version-14.7.

IndexTerms - **Wavelet, MATLAB, Image, Denoising, VLSI, Filter, Noise, FPGA.**

I. INTRODUCTION

In ccomputerized picture introduction or scaling is an issue that has as of late got incredible consideration. Picture scaling is a course of resizing a computerized picture, and it is a nontrivial cycle that includes a tradeoff between productivity, perfection, and sharpness. These days, the picture scalar is generally embraced in compact medical services gadgets, advanced electronic hardware, computerized camera, computerized photograph outline, cell phone, contact board PCs, and so on [1]. It has turned into a critical pattern to plan a minimal expense, top caliber, and elite execution picture scalar by the VLSI procedure for sight and sound items. As the realistic and video uses of portable handset gadgets grow up, the interest and meaning of picture scaling are increasingly remarkable. The picture scaling calculations dependent on interjection are essentially of two sorts: straight and nonlinear introduction methods[2].

The least difficult direct insertion strategy is a closest neighbor calculation which is a low-intricacy calculation, however it brings about scaled pictures with obstructing and associating curios. The most broadly utilized scaling strategy is bilinear introduction calculation by which the objective pixel can be gotten by utilizing the straight interjection model in both flat and vertical ways. Another well known polynomial-based technique is bicubic interjection calculation, which utilizes a lengthy cubic model to obtain the objective pixel by a 2D normal lattice. The nonlinear interjection strategies like weighted middle addition, arch introduction, respective filter, and autoregressive model extraordinarily further develop picture quality by diminishing obstructing, associating, and obscuring impacts contrasted with straight techniques [3][4].

Picture examination is worried about making quantitative estimations from a picture to create a depiction of it. In the easiest structure, this undertaking could be perusing a name on a staple thing, arranging various parts on a sequential construction system, or estimating the size and direction of platelets in a clinical picture. Further developed picture examination frameworks measure quantitative data and use it to settle on a modern choice, for example, controlling the arm of a robot to move an item in the wake of recognizing it or exploring an airplane with the guide of pictures procured along its direction.

Figure 1: Digital Image

The 2D nonstop picture f(x,y) is separated into N lines and M sections. The convergence of a line and a segment is called as pixel. The worth relegated to the whole number directions [m,n] with {m=0,1, 2,...,M-1} and {n=0,1,2,...,N-1} is f[m,n]. Indeed, much of the time f(x,y)— which we should think about to be the actual sign that encroaches on the essence of a sensor. Ordinarily a picture record, for example, BMP, JPEG, TIFF and so forth, has some header and picture data. A header ordinarily incorporates subtleties like configuration identifier (normally first data), goal, number of pieces/pixel, pressure type, and so forth.

II. METHODOLOGY

Figure 2: Flow Chart

Computerized VLSI designs utilizing equal channels are proposed, actually acknowledged and tried. The multi-encoded AI system permits an augmentation free and computationally exact design. A multiplier-less engineering dependent on mathematical number portrayal for registering the Daubechies 6-tap wavelet change for 1-D/2-D sign handling is proposed.

This engineering enhances past plans it could be said that it limits the quantity of equal 2-input viper circuits contrast with existing framework. The proposed strategy is to observe the arithmetical whole number qualities for the filter bank process and to enhance the circuit intricacy, and to further develop the framework execution. This sort of design is to lessen the viper include in general filter engineering, and to adjust the remaking step and to upgrade the filter picture. The proposed to speed up because of the filter and changed interaction and this cycle to execute the picture pressure process.

The proposed work is Daubechies 6-tap wavele strategy utilized for the wavelet change. Symmetrical filter banks give amazing recreation filter banks for quite a few channels. Symmetrical filter banks are likewise called paraunitary filter banks. This Daubechies 6-tap wavelet change used to decrease the snake counter for the filter design. What's more, diminish the way delay too. We propose a productive picture denoisng pressure procedure that resolves the issue happened in above examined existing picture pressure strategy.

Our proposed approach takes advantage of the utilization of symmetrical filter to productively reproduce the picture from the first picture. The functioning methodology of this proposed plot is split into following cycle to be specific, determination of info picture (Original picture), and securing of paired focuses, apply Feature change to acquire the Feature focuses. Then, at that point,

encode the symmetrical filter utilizing DWT calculation, Decode the Feature focuses utilizing reverse DWT, picture reproduction through backwards Feature change. We propose a productive picture pressure procedure that resolves the issue happened in above talked about existing picture pressure strategy.

Our proposed approach takes advantage of the utilization of symmetrical filter to productively recreate the picture from the first picture. The functioning strategy of this proposed plot is split into following interaction to be specific, choice of information picture (Original picture), and procurement of paired focuses, apply Feature change to acquire the Feature focuses, Encode the symmetrical filter utilizing DWT calculation, Decode the Feature focuses utilizing backwards DWT, picture remaking through converse Feature change.

In this work, we present an effective engineering for the execution of a postponed wavelet filter. For accomplishing lower variation deferral and region postpone power effective execution, we utilize an original incomplete item generator and propose a methodology for streamlined adjusted pipelining across the tedious combinational squares of the design.

The proposed framework is to further develop picture filtering process. Also, the pressure result quality to be high. The proposed smear 6 wavelet change have less increase administrator and diminish the viper circuit intricacy. The proposed framework diminishes the equipment intricacy. The way delay is to be low and the region to be enhanced. The plan approach of the proposed structure to limit the transformation delay in the mistake estimation block. Somewhat level pruning of the snake tree is additionally planned to decrease the equipment multifaceted design without recognizable disintegration of consistent state MSE. Variety deferral of N cycles for filter length N, which is very high for extraordinary request filters. The proposed plan could accomplish not so much region but rather more power decrease associated with by eliminating repetitive pipeline hooks.

III. SIMULATION RESULTS

The simulation is performed using MATLAB and Xilinx software.


Figure 3: Extract Feature points

Figure 4: Top module of filter in xilinx environment

Figure 4 is showing the top module of the filter design, where see the various input and output combinations.

Figure 5: Assign clock and reset

Figure 5 shows the clock and reset pulse, the clock pulse and reset is set at 1 to trigger.

Table 1: Comparison of simulation results

Sr No.	Parameter	Previous Work [1]	Proposed Work
1	Filter Type	Bilateral Filter	Wavelet Filter
2	Delay	NA	0.897 ns
3	Frequency	236.697 MHz	1114 MHz
4	Slice look up table	5142	418
5	Fully used look up-flip flop pair	1782	254
6	Bounded I/O boxes	69	57
7	Number of DSP48E1s	36	8
8	Throughput	59171103 pixels/sec	89120000 pixels/sec

Table 1 is showing comparison of proposed work with previous work, so it can be seen that proposed work gives better result than existing work.

IV. CONCLUSION

Image denoising is the strategy of eliminating clamor or bends from a picture. The filter design is to streamlining for development in the filtering execution level; lessen the postpone level contrast with the proposed approach and to diminish the power utilization too. The filter design requires less time because of the picture filtering process. The frequency achieved by the proposed filter is 1114 MHz while previous it is 236.697 MHz. The slice look up table is using 418, fully used look up-flip flop pair 254, Bounded I/O boxes 57 and number of DSP48E1s is 8. The overall throughput achieved by the existing work is 89120000 pixels/sec, while previous it is 59171103 pixels/sec.

REFERENCES

1. C. Lien, C. Tang, P. Chen, Y. Kuo and Y. Deng, "A Low-Cost VLSI Architecture of the Bilateral Filter for Real-Time Image Denoising," in IEEE Access, vol. 8, pp. 64278-64283, 2020, doi: 10.1109/ACCESS.2020.2984688.

2. K. Rajini and K. Vasanth, "Area Efficient and Low Power Multiplexer based Data Comparator for Median filter in Denoising Application," 2020 International Conference on Communication and Signal Processing (ICCSP), 2020, pp. 0761-0765, doi: 10.1109/ICCSP48568.2020.9182116.

3. M. Monajati and E. Kabir, "A Modified Inexact Arithmetic Median Filter for Removing Salt-and-Pepper Noise From Gray-Level Images," in IEEE Transactions on Circuits and Systems II: Express Briefs, vol. 67, no. 4, pp. 750-754, April 2020, doi: 10.1109/TCSII.2019.2919446.

4. A. Chakraborty and A. Banerjee, "A Multiplierless VLSI Architecture of QR Decomposition Based 2D Wiener Filter for 1D/2D Signal Processing With High Accuracy," 2018 4th International Conference on Computing Communication and Automation (ICCCA), 2018, pp. 1-6, doi: 10.1109/CCAA.2018.8777458.

5. B. Johnson, N. Thomas and J. S. Rani, "An FPGA Based High throughput Discrete Kalman Filter Architecture for Real-Time Image Denoising," 2017 30th International Conference on VLSI Design and 2017 16th International Conference on Embedded Systems (VLSID), 2017, pp. 55-60, doi: 10.1109/VLSID.2017.26.

6. P. Sendamarai and M. N. Giriprasad, "FPGA implementation of combined compression & denoising scheme for remote sensing images," 2016 IEEE International Conference on Recent Trends in Electronics, Information & Communication Technology (RTEICT), 2016, pp. 401-404, doi: 10.1109/RTEICT.2016.7807850.

7. A. Mekkalaki and M. Kulkarni, "Design of 16∗16 high speed MLM using KOM for image filter applicaton," 2016 International Conference on Electrical, Electronics, and Optimization Techniques (ICEEOT), 2016, pp. 3504-3509, doi: 10.1109/ICEEOT.2016.7755356.

8. Kamarujjaman, M. Mukherjee and M. Maitra, "An efficient FPGA based de-noising architecture for removal of high density impulse noise in images," 2015 IEEE International Conference on Research in Computational Intelligence and Communication Networks (ICRCICN), 2015, pp. 262-266, doi: 10.1109/ICRCICN.2015.7434247.

9. R. Pushpavalli and G. Sivarajde, "An intelligent post processing technique for image enhancement," 2013 International Conference on Emerging Trends in VLSI, Embedded System, Nano Electronics and Telecommunication System (ICEVENT), 2013, pp. 1-5, doi: 10.1109/ICEVENT.2013.6496555.

10. P. Deepa and C. Vasanthanayaki, "VLSI Implementation of Enhanced Edge Preserving Impulse Noise Removal Technique," 2013 26th International Conference on VLSI Design and 2013 12th International Conference on Embedded Systems, 2013, pp. 98-102, doi: 10.1109/VLSID.2013.170.

11. C. Lien, C. Huang, P. Chen and Y. Lin, "An Efficient Denoising Architecture for Removal of Impulse Noise in Images," in IEEE Transactions on Computers, vol. 62, no. 4, pp. 631-643, April 2013, doi: 10.1109/TC.2011.256.

12. K. Vasanth, S. N. Raj, S. Karthik and P. P. Mol, "Fpga implementation of optimized sorting network algorithm for median filters," INTERACT-2010, 2010, pp. 224-229, doi: 10.1109/INTERACT.2010.5706144.

13. C. Hsu, C. Lan, Y. Lo and Y. Huang, "Adaptive De-noising Filter Algorithm for CMOS Image Sensor Testing Applications," 2010 IEEE 25th International Symposium on Defect and Fault Tolerance in VLSI Systems, 2010, pp. 136-143, doi: 10.1109/DFT.2010.23.

14. C. Lien, P. Chen, L. Chang, Y. Lin and P. Chang, "An efficient denoising chip for the removal of impulse noise," Proceedings of 2010 IEEE International Symposium on Circuits and Systems, 2010, pp. 1169-1172, doi: 10.1109/ISCAS.2010.5537308.

15. P. Chen, C. Lien and H. Chuang, "A Low-Cost VLSI Implementation for Efficient Removal of Impulse Noise," in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 18, no. 3, pp. 473-481, March 2010, doi: 10.1109/TVLSI.2008.2012263.