A Novel Low power CMOS Compressors

Marupakala Sowmya¹, Dr. D.Lakshmaiah² J. Manga³krishnamani Ravi kiran⁴, Thowdoju Sai Kumar⁵, Professor² Assistant professor ³ IV B.Tech students^{1,4,5}

Vignana Bharathi Institute of Technology, Hyderabad, India^{1, 2,3,4,5}

Abstract—VLSI circuit design is a rising demand as a computing platform in the digital CMOS designs that recompenses the compulsion of exact reckoning for enhancing speed and power performance. This paper proposes Novel low power CMOS compressors in which different compressors are designed like 3/2, 4/2, 5/3, 6/3. These compressors provide a better performance or speed for desired target fidelity. Comparison with the previous compressors, the proposed compressor designs provide a better performance in terms of power, area, delay and PDP. Lower power consumption and good performance simulation results are verified with the 90nm CMOS technology software.

Index Terms—compressors, power, delay, PDP, Area.

I. INDRODUCTION

Approximate computing has

been proposed as an alternative to exact reckoning for the power reduction and improve the system performance for the digital design systems in terms of power, area and delay. This approach is becoming more and more important for the embedded computing systems which are characterized by energy and speed constraints. This can be successfully applied in some of the applications such as data-minnig, Multimedia processing, machine learning. Approximation can help to reduce the computation effort and lower the power consumption.

A Compressor is a logic circuit that takes N-bits of same significance and generates a sum bit with several carry bits as the output. Though the compressor gives the output as sum and carry but it is different from a conventional adder. Compressor adds N-bits of the same precision but a adder adds two operands of N-bit number of different precision. Compressors are XOR rich circuits which are also used for power reduction in terms of power, area and delay.

CMOS (Complementary metal oxide semiconductor) is a technology for the construction of integrated circuits such as microprocessors, static RAM and other digital logic circuits. The power dissipation is becoming a major problem in the CMOS logic due to which the error Probability increases and performance decreases. This is mainly due to two factors i.e, static and dynamic. The static power dissipation is defined as that both pmos and nmos have a gate-source threshold

Let us consider two inputs P_0 and P_1 such that the output

voltage, below which the current through the device

Decreases exponentially. The CMOS circuits discharges power by charging the various load capacitances whenever they are switched which is termed as dynamic power dissipation. These dissipations can be reduced by some techniques like leakage power techniques, voltage scaling, etc.

In this proposed paper, we introduce a family of compressors which are aimed to reduce the power dissipation in CMOS. The Proposed compressors are designed using simple AND-OR gate (no XOR gates are used) and outplay the previously proposed circuits in terms of both precision and hardware complexity. These are then documented with the previous existing compressors using a 90nm CMOS technology.

This paper is described as follows. Section II describes the exact compressors which are used for the computation. The proposed CMOS compressors are summarized in the section III with comparion of workless with the previous existing works. Section IV gives the composite results and comparision with the previous approximate compressors, While the conclusion is taut in the section V.

II. EXACT COMPRESSORS

Let us consider two unsigned n bit inputs

 $\begin{array}{l} X = x_{n-1} 2^{n-1} + \ldots + x_0 \\ Y = y_{n-1} 2^{n-1} + \ldots + y_0 \end{array}$

Then, the product Z, between X and Y is as below

 $Z = X.Y = P_{2n-1}2^{2n-1} + \dots + P_0 \qquad (1)$

The partial products is given by

 $S = \{P_0, P_1, P_2, \dots, P_{j-1}\}$ (2)

A compressor computes the arithmetic sum in the equation (2) and encodes the desired results in the binary format. The most commonly used compressor is full adder circuit which has 3 inputs and with output divided into two that is sum and carry. But in the AND-OR design there is no sum and carry output. The outputs are the expressions of logical AND and logical OR.

III. PROPOSED CMOS COMPRESSORS

The proposed CMOS compressors are explained in the following estimated way as the arithmetic sum as in equation (2).

A . ESTIMATED 2/1 COMPRESSOR

is denoted by W_1 . Here the name itself indicates that there are two inputs and one output.

The sum of the partial products is given as follows, S= $\{P_0, P_1\}$ (3) The output of the 2/1 compressor is

 $W_1 = \{P_0P_1, P_0 + P_1\}$ (4)

Eq(3) represents the outputs of the two partial inputs which are specified by using the logical AND and logical OR circuits.

Table I

2/1 Compressor Truth table

Estir	Estimated 2/1 Compressor						
P_1	P ₀	\mathbf{W}_1					
0	0	0					
0	1	1					
1	0	1					
1	1	1					

Table I shows the behavior of the proposed CMOS estimated 2/1 compressor.

B. ESTIMATED 3/2 COMPRESSOR

The term 3/2 compressor itself indicates that the compressor comprises of three inputs and two outputs. The AND-OR logic diagram for 3/2 Compressor in the CMOS logic is as shown below.



Fig: 1. Schematic of proposed 3/2 Compressor

From the logic diagram we obtain the following equations

$$S = \{P_0P_1, P_0+P_1, P_2\}$$
(5)

$$W_1 = (P_0P_1+P_2)$$
(6)

$$W_2 = (P_0+P_1)$$
(7)

Eq (5) represents the sum of the partial products in the logical diagram.

Eqs (6) and (7) are the output expressions of the proposed 3/2 compressor.

Fable	Π
--------------	---

3/2 compressor Truth table

	Estimated 3/2 Compressor							
P ₂	P ₁	P ₀	W_2	W_1				
0	0	0	0	0				
0	0	1	0	1				
0	1	0	0	1				
0	1	1	1	1				
1	0	0	1	0				
1	0	1	1	1				
1	1	0	1	1				
1	1	1	1	1				

Table II shows the behavior of the proposed 3/2 compressor.

C. ESTIMATED 4/2 COMPRESSOR

The proposed 4/2 compressor comprises of four inputs i.e, P0, P1, P2,P3 and two outputs as of suggested in the name itself. The Logical AND-OR diagram for the proposed 4/2 compressor is as shown below.



Fig: 2. Schematic of estimated 4/2 compressor

The sum of the partial products is written as follows,

$$S = \{P_0P_1, P_2P_3, P_2 + P_3, P_1 + P_0\}$$
(8)

The AND-OR expressions for the given logic diagram is as follows

$$W_1 = P_2 P_3 + P_0 + P_1$$
(9)
$$W_2 = P_0 P_1 + P_2 + P_3$$
(10)

Eq (8) represents the partial products of the above

proposed logic diagram i.e, fig 2.

Eq(9) and (10) shows the logical expressions for the proposed 3/2 compressor using AND-OR logic designs

Table III

4/2 Compressor Truth table

	Esti	mated 4	/2 Compr	essor	
P ₃	P ₂	P ₂	P ₀	W ₂	\mathbf{W}_1
0	0	0	0	0	0
0	0	0	1	0	1
0	0	1	0	0	1
0	0	1	1	1	1
0	1	0	0	1	0
0	1	0	1	1	1
0	1	1	0	1	1
0	1	1	1	1	1
1	0	0	0	1	0
1	0	0	1	1	1
1	0	1	0	1	1
1	0	1	1	1	1
1	1	0	0	1	1
1	1	0	1	1	1
1	1	1	0	1	1
1	1	1	1	1	1

e III shows the behavior of the proposed CMOS 4/2 compressor.

D. ESTIMATED 5/3 COMPRESSOR

The proposed 5/3 compressor comprises of five inputs and the 3 estimated outputs. The logical diagram for the estimated 5/3 compressor is as shown below.



Fig: 3. Schematic of estimated 5/3 Compressor

The sum of partial products is as follows

 $S = \{ P_0P_1, P_2P_3, P_0+P_1, P_2+P_3, P_4 \}$ (11)

The logical expressions to get the desired output is

$W_1 = P_0 P_1 + P_2 + P_3$	(12)
$W_2 = P_2 P_3 + P_4$	(13)
$W_3 = P_0 + P_1$	(14)

Eq (12),(13), and (14) are the output expressions obtained by the AND-OR logic for the proposed 5/3 compressor.

Table IV represents the behavior of the proposed 5/3 compressor for only partial products.

Tabl

Table IV5/3 Compressor Truth table

		Estim	ated 5	5/3 com	presso	r	
P ₄	P ₃	P ₂	P ₁	P ₀	W ₃	W ₂	\mathbf{W}_1
0	0	0	0	0	0	0	0
0	0	0	0	1	1	0	0
0	0	0	1	0	1	0	0
0	0	0	1	1	1	0	1
0	0	1	0	0	0	0	1
0	0	1	0	1	1	0	1
0	0	1	1	0	1	0	1
0	0	1	1	1	1	0	1
0	1	0	0	0	0	0	1
0	1	0	0	1	1	0	1
0	1	0	1	0	1	0	1
0	1	0	1	1	1	0	1
0	1	1	0	0	0	1	1
0	1	1	0	1	1	1	1
0	1	1	1	0	1	1	1
0	1	1	1	1	1	1	1
1	0	0	0	0	0	1	0
1	0	0	0	1	1	1	0
1	0	0	1	0	1	1	0
1	0	0	1	1	1	1	1
1	0	1	0	0	0	1	1
1	0	1	0	1	1	1	1
1	0	1	1	0	1	1	1
1	0	1	1	1	1	1	1
1	1	0	0	0	0	1	1
1	1	0	0	1	1	1	1
1	1	0	1	0	1	1	1
1	1	0	1	1	1	1	1
1	1	1	0	0	0	1	1
1	1	1	0	1	1	1	1
1	1	1	1	0	1	1	1
1	1	1	1	1	1	1	1

E. ESTIMATED 6/3 COMPRESSOR

The name 6/3 compressor suggests that the compressor comprises of six inputs and three outputs. The logical diagram for the proposed 6/3 compressor is as shown in the figure.

The sum of partial products is as follows,

$$S = \{ P_0 P_1, P_2 P_3, P_2 + P_3, P_4 + P_5, P_4 P_5, P_0 + P_1 \}$$
(15)

The logical expressions for the desired outputs is as follows

$$W_1 = P_0 P_1 + P_2 + P_3 \qquad (16)$$
$$W_2 = P_4 P_5 + P_0 + P_1 \qquad (17)$$
$$W_3 = P_2 P_3 + P_4 + P_5 \qquad (18)$$

Eq (16),(17),(18) represent the output logics expressions for the proposed 6/3 compressor using AND-Or gates.





Table V represents the behavior of the proposed 6/3 compressor.

Table V	V
6/3 compressor	Truth table

P ₅	P ₄	P ₃	P ₂	P ₁	P ₀	W ₃	W_2	W_1
0	0	0	1	1	1	0	1	1
0	0	1	0	1	1	0	1	1
0	0	1	1	1	1	1	1	1
0	1	0	1	1	1	1	1	1
0	1	1	0	1	1	1	1	1
0	1	1	1	0	1	1	1	1
0	1	1	1	0	0	1	0	1
0	1	1	1	0	1	1	1	1
0	1	1	1	1	0	1	1	1
0	1	1	1	1	1	1	1	1
1	0	0	1	1	1	1	1	1
1	0	1	0	1	1	1	1	1
1	0	1	1	0	0	1	0	1
1	0	1	1	0	1	1	1	1
1	0	1	1	1	0	1	1	1
1	0	1	1	1	1	1	1	1
1	1	0	0	0	1	1	1	0
1	1	0	0	1	0	1	1	0
1	1	0	0	1	1	1	1	1
1	1	0	1	0	1	1	1	1
1	1	0	1	1	0	1	1	1
1	1	0	1	1	1	1	1	1
1	1	1	0	0	1	1	1	1
1	1	1	0	1	0	1	1	1
1	1	1	0	1	1	1	1	1
1	1	1	1	0	0	1	1	1
1	1	1	1	0	1	1	1	1
1	1	1	1	1	0	1	1	1
1	1	1	1	1	1	1	1	1

IV. IMPLEMENTATION OF RESULTS

The results of all the proposed CMOS compressors using the AND-Or logic circuits in the 90nm technology are obtained. The Transistor logic diagram, delay report, simulation results are as shown below.





Path n*	Symbol	Pin	Node	Delay (ns)	^	
1	light2(23)	W2(1)	10	1.340		Module name (8 char. max)
2	pmos(21)	d(3)	10	1.340		32
3	pmos(21)	g(2)	9	1.170		Add gate delay info
4	pmos(15)	d(3)	9	1.170		Append simulation infomations
5	pmos(15)	s(1)	7	0.790		Add labels as comments
6	pmos(14)	d(3)	7	0.790		
7	pmos(14)	g(2)	6	0.690		The Verilog file has 45 lines
8	pmos(10)	d(3)	6	0.690		The design includes 34 symbols
9	pmos(10)	g(2)	3	0.380		The circuit has 13 nodes
10	pmos(1)	d(3)	3	0.380		
11	pmos(2)	d(3)	3	0.380		
12	nmos(3)	d(3)	3	0.480		
13	nmos(3)	s(1)	5	0.100		
14	nmos(4)	d(3)	5	0.100		
15	nmos(11)	d(3)	6	0.690		
16	nmos(11)	g(2)	3	0.380		
17	pmos(1)	d(3)	3	0.380		🖌 ок



Х

-

The Verilog file has 60 lines

The circuit has 19 nodes

The design includes 50 symbols

V OK



Fig: 7. 3/2 Compressor CMOS Circuit Simulation Results









Fig: 10.4/2 Compressor CMOS Circuit Simulation Results



Fig: 11. 5/3 compressor logic diagram using AND-OR gates

(Ata	og simulation of Cillisers/Ramesh babis/Deaktopi mix Files/COMP15-3 layout/MSK			- 0 X
	12 ⁰			Display 9 Delay 9 Bus value between 90 •
	08			and
	12 ⁰			Eraluste 17 Minimariku 17 Frequency 1990 Mil •
P3	04			Time Scale
	12			
01105	ht			C 10 Reset
				ikee
pmcs,	00			Cose
price,	м2 00			P=2.94000
prics	N2 10			
pm65,	Na 00			
				Time(ts)
liotag	vis time (lobages and currents) lobage is voltage (Frequency is time). Ele diagram			
sor at ti	ne 452ms, pmps 110=0.2017	CMOS 90nm, & Metal Copper - strained SiGe -	LewK (120(2.5N)	

Fig: 12. 5/3 Compressor CMOS Circuit Simulation Results

Path n*	Symbol	Pin	Node	Delay (ns)	^	ITRURINGUUTI				
1	light2(52)	W1(1)	13	1.194		Module name (8 char. max)				
2	nmos(26)	d(3)	13	1.194						
3	nmos(26)	g(2)	12	1.053		 Add gate delay info Append simulation infomations 				
4	nmos(25)	d(3)	12	1.053						
5	nmos(25)	g(2)	6	0.632		Add labels as comments				
6	pmos(10)	d(3)	6	0.632						
7	pmos(10)	g(2)	3	0.351		The Verilog file has 69 lines				
8	pmos(1)	d(3)	3	0.351		The design includes 59 symbols				
9	pmos(2)	d(3)	3	0.351		The circuit has 22 nodes				
10	nmos(3)	d(3)	3	0.422						
11	nmos(3)	s(1)	5	0.071						
12	nmos(4)	d(3)	5	0.071						
13	nmos(11)	d(3)	6	0.632						
14	nmos(11)	g(2)	3	0.351						
15	pmos(1)	d(3)	3	0.351						
16	pmos(2)	d(3)	3	0.351						
17	nmos(3)	d(3)	3	0.422	1057	Ј ОК				





Fig: 14. 6/3 compressor logic diagram using AND-OR gates

Path n*	Symbol	Pin	Node	Delay (ns)	•	millioniation
1	light8(49)	W3(1)	20	1.510		Module name (8 char. max)
2	pmos(47)	d(3)	20	1.510		
3	pmos(47)	g(2)	19	1.340		Add gate delay info
4	nmos(40)	d(3)	19	1.140		Append simulation infomations
5	nmos(40)	g(2)	6	0.690		Add labels as comments
6	pmos(10)	d(3)	6	0.690		
7	pmos(10)	g(2)	3	0.380		The Verilog file has 84 lines
8	pmos(1)	d(3)	3	0.380		The design includes 74 symbols
9	pmos(2)	d(3)	3	0.380		The circuit has 28 nodes
10	nmos(3)	d(3)	3	0.480		
11	nmos(3)	s(1)	5	0.100		
12	nmos(4)	d(3)	5	0.100		
13	nmos(11)	d(3)	6	0.690		
14	nmos(11)	g(2)	3	0.380		
15	pmos(1)	d(3)	3	0.380		
16	pmos(2)	d(3)	3	0.380		
17	nmos(3)	d(3)	3	0.480	_	🗸 ок

Fig: 15. 6/3 Compressor CMOS Circuit Delay Report



Fig: 16. 6/3 Compressor CMOS Circuit Simulation Results

www.jetir.org (ISSN-2349-5162)

Proposed methods	Power (W)	Delay (ns)	PDP (femit 0)	Area (μm²)
3/2 compressor	0.953 mW	1.340	1.277	40.68
4/3 compressor	2.067 mW	1.265	2.614	583.95
5/3 compressor	2.348 mW	1.194	2.803	1014.6
6/3 compressor	32.327 μW	1.510	48.81 3	1327.3 7

V. CONCLUSION

In this paper, the proposed CMOS compressors compared with the existing workless power consumption and high performance. These proposed work with less power consumption and the good performance results are documented in the 90nm CMOS technology software.

REFERENCES

- J. Han and M. Orshansky, "Approximate computing: An emerging paradigm for energy-efficient design," in *Proc. 18th IEEE Eur. Test Symp.*, May 2013, pp. 1–6.
- [2] Q. Xu, T. Mytkowicz, and N. S. Kim, "Approximate computing: A survey," *IEEE Des. Test*, vol. 33, no. 1, pp. 8–22, Feb. 2016.
- [3] V.K chipa,S.T chakardar ,K.Roy and Raghunathan "Analysis and characterization of inhernet application resiliaence for approximatinf computing" in proc 50th ACMEDAC/IEEE automat conference Austin TX,USA MAY/JAN 2013

рр. 1–9.

- [4] B. Parhami, Computer Arithmetic: Algorithms and Hardware Designs.New York, NY, USA: Oxford Univ. Press, 1999.
- [5] M. Horowitz, "Computing's energy problem (and what we can do about it)," in *Proc. IEEE Int. Solid-State Circuits Conf. (ISSCC)*, San Francisco, CA, USA, Feb. 2014, pp. 10–14.
- [6] H. Jiang, C. Liu, N. Maheshwari, F. Lombardi, and J. Han, "A compar-ative evaluation of approximate multipliers," in *Proc. IEEE/ACM Int. Symp. NANOARCH*, Jul. 2016, pp. 191–196.
- [7] N. Petra, D. De Caro, V. Garofalo, E. Napoli, and A. G. M. Strollo, "Design of fixed-width multipliers with linear compensation function," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 58, no. 5, pp. 947–960, May 2011.
- [8] D. De Caro, N. Petra, A. G. M. Strollo, F. Tessitore,

and E. Napoli, "Fixed-width multipliers and multipliers-accumulators with min-max approximation error," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 60, no. 9, pp. 2375–2388, Sep. 2013.

- [9] S. Balamurugan and P. S. Mallick, "Error compensation techniques for fixed-width array multiplier design—A technical survey," *J. Circuits, Syst. Comput.*, vol. 26, no. 3, p. 1730003, Mar. 2017.
- [10] P. Kulkarni, P. Gupta, and M. Ercegovac, "Trading accuracy for power with an underdesigned multiplier architecture," in *Proc. 24th Int. Conf. VLSI Des.*, Jan. 2011, pp. 346–351.
- [11] C.-H. Lin and I.-C. Lin, "High accuracy approximate multiplier with error correction," in *Proc. IEEE 31st ICCD*, Oct. 2013, pp. 33–38.
- [12] L. S. Wallace, "A suggestion for a fast multiplier," *IEEE Trans. Electron. Comput.*, vol. TEC-13, no. 1, pp. 14–17, Feb. 1964. pp. L. Dadda, "Some schemes for parallel multipliers," *Alta Freq.*, vol. 34, 349–356, Mar. 1965.
- qq. V. G. Oklobdzija, D. Villeger, and S. S. Liu, "A method for speed opti-mized partial product reduction and generation of fast parallel multipliers using an algorithmic approach," *IEEE Trans. Comput.*, vol. 45, no. 3,294–306, Mar. 1996.
- [13] P. F. Stelling, C. U. Martel, V. G. Oklobdzija, and R. Ravi, "Optimal circuits for parallel multipliers," *IEEE Trans. Comput.*, vol. 47, no. 3, pp. 273–285, Mar. 1998.
- [14] J. Um and T. Kim, "An optimal allocation of carrysave-adders in arithmetic circuits," *IEEE Trans. Comput.*, vol. 50, no. 3, pp. 215–233, Mar. 2001.
- [15] C.-H. Chang, J. Gu, and M. Zhang, "Ultra low-voltage low-power CMOS 4-2 and 5-2 compressors for fast arithmetic circuits," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 51, no. 10, pp. 1985–1997, Oct. 2004.
- [16] S. Veeramachaneni, K. M. Krishna, L. Avinash, S. R. Puppala, and M. B. Srinivas, "Novel architectures for high-speed and low-power 3-2,
- [17] A. K. Verma and P. Ienne, "Automatic synthesis of compressor trees: Reevaluating large counters," in *Proc. Des., Automat. Test Eur. Conf. Exhib.*, 2007, pp. 443–448.
- [18] D. Kelly, B. Phillips, and S. Al-Sarawi, "Approximate signed binary integer multipliers for arithmetic data value speculation," in *Proc. Conf. Des. Archit. Signal Image Process. (DASIP)*, Sophia Antipolis, France, Oct. 2009.
- [19] A. Cilardo *et al.*, "High speed speculative multipliers based on specula-tive carry-save tree," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 61, no. 12, pp. 3426– 3435, Dec. 2014.
- [20] A. Momeni, J. Han, P. Montuschi, and F. Lombardi, "Design and analysis of approximate compressors for

multiplication," *IEEE Trans. Comput.*, vol. 64, no. 4, pp. 984–994, Apr. 2015.

- pp. O. Akbari, M. Kamal, A. Afzali-Kusha, and M. Pedram, "Dual-quality 4:2 compressors for utilizing in dynamic accuracy configurable multi- pliers," *IEEE Trans. Very Large Scale Integr. (VLSI) Syst.*, vol. 25, no. 4,1352–1361, Apr. 2017.
- [21] S. Venkatachalam and S.-B. Ko, "Design of power and area efficient approximate multipliers," *IEEE Trans. Very Large Scale Integr.*
- [22] I. Qiqieh, R. Shafik, G. Tarawneh, D. Sokolov, and A. Yakovlev, "Energy-efficient approximate multiplier design using bit significancedriven logic compression," in *Proc. Des., Automat. Test Eur. Conf. Exhib. (DATE)*, 2017, pp. 7–12.
- [23] D. Esposito, A. G. M. Strollo, and M. Alioto, "Lowpower approximate MAC unit," in *Proc. IEEE PRIME*, Giardini Naxos, Italy, Jun. 2017,pp81-84
- [24] S. Rehman, W. El-Harouni, M. Shafique, A. Kumar, and J. Henkel, "Architectural-space exploration of approximate multipliers," in *Proc. IEEE/ACM Int. Conf. Comput.-Aided Des. (ICCAD)*, Austin, TX, USA, Nov. 2016, pp. 1–8.
- [25] J. Riordan, An Introduction to Combinatorial Analysis. Hoboken, NJ, USA: Wiley, 1958.
- [26] Z. Wang, A. C. Bovik, H. R. Sheikh, and E. P. Simoncelli, "Image quality assessment: From error visibility to structural simi-larity," *IEEE Trans. Image Process.*, vol. 13, no. 4, pp. 600–612, Apr. 2004.
- [27] B. Farhang-Boroujeny, *Adaptive Filters: Theory and Applications*. Hoboken, NJ, USA: Wiley, 2013.



Marupakala Sowmya pursuing B.Tech final year in the department of Electronics and communication engineering at Vignana Bharathi institute of technology (VBIT), ghatkesar, Hyderabad, India.



Krishnamani Ravi Kiran pursuing B.Tech final year in the department of Electronics and communication engineering at Vignana Bharathi institute of technology (VBIT), ghatkesar, Hyderabad, India.



Thowdoju Sai Kumar pursuing B.Tech final year in the department of Electronics and communication engineering at Vignana Bharathi institute of technology (VBIT), ghatkesar, Hyderabad, India.