JETIR.ORG ISSN: 2349-5162 | ESTD Year : 2014 | Monthly Issue
JOURNAL OF EMERGING TECHNOLOGIES AND INNOVATIVE RESEARCH (JETIR)
An International Scholarly Open Access, Peer-reviewed, Refereed Journal

TO DESIGN AND IMPLEMENT A 32-BIT UNSIGNED DIVIDER ON FPGA

[1]Jeevika Mary. A, [2]Lokesh. B, [3]Sukumar B S
[1]4th Sem MTech Student, [2]Assistant Professor, [3]Assistant Professor,
[1]Department of Electronics and Communication Engineering,
[1]C Byre Gowda Institute of Technology, Kolar, India.

Abstract: Division is one of the most complex and dynamic among the four functions in microprocessors. Here we are designed with a divider that does some sorting work for division on 32-bit numbers. The high-speed 32-bit digital encryption component comes with split partitions and in addition a flight conversion system. The digital separation function provides completely different performance parameters such as delays and power consumption calculated with the Xilinx ISE 13.1 version with verification code FPGA which delivers optimal power, worth and excellent performance.

Index Terms - 32-bit division, 32-bit divider, FPGA, VLSI designs, propagation delay.

I. INTRODUCTION

Division is one of the four essential mathematics operations. The approach for figuring out the variety of instances one variety is contained inside every other is to divide not unusual place integers. A divider is a not unusual place piece of gadget located in superior sign processing (DSP) systems. Divider is a vital and primary instrumentation module utilized in state-of-the-art and high-accuracy flag handling (DSP) devices. In comparison to different medical processes, department is a well-ordered technique that consequences within side they want of complicated instruments. The enormously accurate department calculations are the basic necessity of sign and photo dealing with applications. The numerous department patterns are created to lessen the system difficulties.

FPGA is a microcircuit developed after the recent production of the term "field-programmable". The configuration of field planning gates is usually defined using the hardware definition language (HDL), which is almost identical to that used for an integrated system-specific circuit (ASIC). Circuit diagrams used to indicate suspension, on the other hand this may be more common such as the advent of computer-assisted construction software such as FPGAs which includes a well-organized block-chain block, and a pecking order for "possible connections" that allow the block to be "compressed together", like many good gates. Of judgment may be suppressed by rich correction.

Logic blocks are always programmed to do complex integration work, or simple decision gates are as simple as AND and XOR. For larger FPGAs, better conclusions further block memory-curious objects, which can be easier to explode or larger memory blocks. Many FPGAs can be redesigned to perform one of the most common conceptual functions, allowing bendy reconfigurable computing as accessed for laptop software. FPGAs have an exciting set of embedded gadget upgrade options just before their operation to set up gadget software (SW) simultaneous (HW) hardware development, allow gadget simulation to present everything close to the first part of development, and allow more gadget segmentation (SW and HW) of the methods and methods of error before the final freezing of the gadget.

The Field programmable gate array (FPGA) plays a very significant role in accelerating and measuring science and engineering in efficient digital signal processing systems. Taking great compensation for the unusual construction, such as a compatible computer and nice plumbing, the FPGA can fill in on a large-scale delivering speed. To achieve complex separation, similar methods are described above. Moreover, these types of methods are well-matched to work for compact distribution with low accuracy, which is more than required to achieve complex splits with high accuracy it is important to understand simplifying the expected floating-point separation based on standard IEEE 754.

To simplify designers can use 32-bit and 64-bit statistics float points to make a difference. Therefore, the development of high-performance FPGA-based high-performance strategies is used to perform complex user-defined variables. By using user-defined float point statistics, we can target complex segmentation with a slightly more flexible scope of service delivery and quotient accuracy. It is also well-suited for the proper classification of applications. Field-based gate configurations (FPGAs) can help

algorithms for double-precision accuracy. Therefore, the well-planned implementation of FPGA's floating materials has become increasingly important. In the floating parts, the partition is certainly considered one of the most important areas of the building.

I. PROPOSED METHODOLOGY



figure -1: flow diagram of divider.

The binary division is subtracted in a way that fully compares with decimal divisions. Therefore, the subsequent value is multiplied by the main value after the transfer is always '1' or '0'. The multiplication bit (either '0' or '1') is carefully chosen for each subtraction stage along the way the subtraction method prevents the negative position effect. The department prevents the suspension effect consisting of all consecutive pieces as the rest is the result of the suspension of the final withdrawal step. Although the door is a rare activity, in testing for addition and repetition, its long delays make the department use a lot of energy.

$M = Multiplicand$
$Q = Quotient\ Count\ is\ that\ the\ worth\ of\ the\ dividend$
$X = value\ of\ the\ remainder$

The primary step is that we have preferred to envision whether or not or not the value of the quantity may be a smaller amount than or capable Divisor($M \leq Divisor$), the value of the Quotient is a smaller amount than or equal to Divident $Q \leq Divident$ and count is less than or equal to n and X is less than or equal to If the upper than condition is true, then the values of X, letter are shifted left ($shift\ left: X, Q$) and A need to be not up to or up to the excellence of the present value of A and thus the present value of the multiplicand($X \leq X + M$).

Due to the hardness of the separator and the frequency of overwork it often results in excessive electrical circulation. The desire for a dividing form is important as a result of low power distribution, excessive flexibility and excessive use of current building blocks. The arrangement of the separator on the nano-scale continues to be difficult because the gadgets are not well unstated due to its small size. Moreover, the length of time specified to CMOS for short circuits is less, because of the competitive rate of small operating sizes. So, this type of design allows the separation design to distribute low voltage; some work time is very complex. Therefore, it is important to have green door algorithms as a way to get the most common standard functionality known as keeping the dissolving power at a low level.

II. IMPLEMENTATION OF DIVISION ALGORITHM

A new high-performance plumbing style is defined for the 32-bit custom unsigned partitions. This is where you do the job of distinguishing between a 32-bit partition and a 32-bit share. The work is done by moving the dividend to the left and subtracting the remainder at each iteration until the remainder is X Once FPGA technology has been used, planning for researchers and engineers is inevitable. This rule defines a simple method for performing the division of any type of digit within a divider, the allocation and thus the quotient, subtraction, simple duplication and easy subtraction. We do not need sophisticated guessing skills or extensive viewing tables to get started. This significantly reduces all the parameters related to the power used and the delayed distribution of the lead, thus meeting all VLSI criteria. With the rapid development of semiconductor technology, processors will provide higher computer power. As soon as more and more transistors are integrated into the context, processor performance has become more hyperbolic in recent years.

At the same time, completely different ways of increasing performance from disciplinary action are planned. Addresses are an important support for processors. The function of addition, subtraction, multiplication and division is most commonly used in aggregation, where division is very complex and very difficult to apply. The 32-bit split takes at least 32 clock cycles to drive the effect, and plumbing technology, which can improve the internal consistency of processors, is designed to skip good work down to the felids several fiber strands, each moving in parallel and analyzes the functionality of the un-regulated 32-bit XILINX 8.1 ISE Machine tool Victimization.

III. RESULT

The algorithm that is discussed in the above sections is implemented using Verilog HDL and it is simulated and synthesized using Xilinx ISE tool. The results are given as,

A. RTL schematic
B. Test bench waveform

A. RTL schematic



Figure -2: RTL block schematic (D=Q above)



Figure -3: RTL layout Schematic

B. Test bench waveform



Figure -4: Test Bench Waveform

IV. FUTURE SCOPE

System performance is usually measured by the division function because the separator is usually a slow motion in the mathematical system. In addition, it is often the most expensive place. Therefore, increasing the speed and location of the separator is a major construction problem. In the future, small Arithmetic systems will have a high-speed counter using GDI process and Vedic separation projects. They can be used in the use of DSP which is beneficial for low power consumption.

V. CONCLUSION

Here we have a tendency to report on unique thirty-bit divisions with 32-bit divisor design that supports Mathematics formulas. During the course of this work, the division of labour was evenly distributed and digitized, which eventually reduced duplication, due to the action of high speed. Pipe styles have a distinction defined by the binary user. The exploitative user-defined binary options have altered the algorithms completed simulation strategies with Modaism and Matlab/Simulink. Complete pipeline construction was assembled using FPGA. The complete implementation of pipelines greatly increases the penetration of the system. Therefore, these strategies can be functional in individual types of fields that require high performance and action.

REFERENCE

[1] "Implementation of 24-bit Vedic Multiplier in 32-bit Floating-Point Hardware Divider" by C R S Hanuman Department of ECE, CEG, Guindy Anna University Chennai, India [2018]

[2] "Using One FPGA to Control Two High-Switching Frequency PMSM Drive Systems Through a Novel Time-division Multiplexing Method" by Fanning Jin, Wei Qian& Hua Bai DingguoLu and Bing Cheng Department of Electrical and Computer Engineering Software Control [2018]

[3] "Design and implementation of 32-Bits MIPS processor to Perform QRD Based on FPGA" by 1 Safaa S. Omran, 2 Ahmed K. Abdul-abbas 1,2 Electrical Engineering Technical College Baghdad/Iraq [2018]

[4] "A Review on Various Divider Circuit Designs in VLSI" by Ramadevi Vemula Dr. K. Manjunatha Chari Research Scholar, ECE Dept., Professor & HOD, Dept., of ECE [2018]

[5] "Design and Analysis of FPGA Based 32 Bit ALU Using Reversible Gates" by S.M. Swamynathan [1], V. Banumathi [2], Dept. of ECE, Dept. of ECE [2017]

[6] "A Pipelined Architecture for User-defined Floating-point Complex Division on FPGA" by Shaobing Huang, Li Yu, Fang-jan Han and Yiwen Luo School of Electronic Science and Engineering National University of Defense Technology [2017]

[7] "Architecture for Quadruple Precision Floating Point Division with Multi-Precision Support" by Manish Kumar Jaiswal1, and Hayden K.-H So2 Dept. of EEE, The University of Hong Kong, Hong Kong [2016]

[8] "VLSI (FPGA) Design for Distinctive Division Architecture using the Vedic Sutra 'Dhwajam' method" by Shantanu Oke [1], SurajLulla [2], Prathamesh Lad [3] Maharashtra Institute of Technology, Kothrud, Pune-38 [2014]

[9] "Novel Binary divider architecture for high-speed VLSI applications" by Ratiranjan Senapati, Bandan Kumar Bhoi, Manoranjan Pradhan VSS University of Technology, Burla, Odisha, IN [2013]

[10] "32-bit Multiplication and Division ALU Design Based on RISC Structure" by Kui YI Department of Computer Science and Information Engineer, Wuhan Polytechnic University Wuhan, HuBei Province 430023, China [2009]

[11] "Vedic Divider: Novel Architecture (ASIC) for High-Speed VLSI Applications" by Prabir Saha*, Arindam Banerjee**, Partha Bhattacharyya*, Anup Dandapat# * Bengal Engineering and Science University, Shibpur, Howrah-711103, India [2009]

[12] "Sujata. A, Lalitha Y S "Performance Analysis of Analog Data Compression and Decompression Using ANN in 32nm Fin-FET Technology" [dec 2019]

[13] Sujata. A, Dr. Lalitha Y S " Survey on latest Fin-FET Technology and Its Challenges in Digital Circuits and IC's" International Journal of Electronics Engineering (ISSN: 0973-7383) Volume 10 • Issue 2 pp. 577--585 [June 2018-Dec 2018]

[14] Sujata A, Dr. Lalitha Y S " Performance Analysis of FINFET Based 16:4 Encoder and 4:16 Decoder-A Design Perspective" IOSR Journal of VLSI and Signal Processing (IOSR-JVSP) Volume 8, Issue 6.