



## Three-phase H8 inverter with reduction common mode voltage and leakage current for TL-PV system

Ravikumar Boda<sup>1</sup>, Prof. G. Mallesham<sup>2</sup>

<sup>1</sup>Research Scholar, <sup>2</sup>Professor

<sup>1,2</sup>Department of Electrical Engineering,


<sup>1,2</sup>University College of Engineering, Osmania University, Hyderabad, Telangana, India.

**Abstract:** Transformer-less inverter are commonly employed in grid-connected photovoltaic (PV) systems due to their small size, light weight, and low cost. In transformer-less PV inverters, on the other hand, common mode voltage reduction is one of the most critical challenges. Moreover, depending on the converter topology and modulation approach, numerous appealing single-phase transformer-less inverter topologies have been devised to eliminate the common mode voltage. Furthermore, the literature has paid little attention to three-phase topologies with low common mode voltage. To lower the common mode voltage, this paper offers a novel three phase eight switch inverter (H8) and related modulation approach. It's based on a three-phase (H6) inverter, although it works on a different concept. Performance experiments using MATLAB/Simulink are used to evaluate the efficacy of the proposed H8 design. Results show low variation in CMV and low THD in the output grid current, Low variation in CMV throughout the operation results in reduced leakage current.


**Index Terms –** Common mode current, common mode voltage, modulation index, transformer-less inverter, three phase inverter.

### I. INTRODUCTION


The inverter stage to using in this chapter for design the 3-Phase PV inverter reliability is affected by the size of dc-link capacitors. Because of its ease of design and implementation, the traditional 3-phase full-bridge inverter Fig.4. is often employed in PV applications. In grid-connected systems, transformer-less PV inverters are employed, as shown in Fig. 1(a).[1-3] The CMV challenges associated with the standard three-phase inverter are discussed in this section, as shown in Fig. 1. (b).



(a)



(b)



(c)

Fig.1.1: (a) Single phase grid linked system block diagram, (b) traditional three phase inverter (H6) design, (c) Mode of operation M4 (011)

To provide low leakage current output voltage in three-phase PV systems, modulation techniques and inverter design must be properly designed. With this configuration, the PV system works effectively [4-8]. Most galvanic isolation topologies, on the other hand, are generated by single-phase PV systems. Galvanic isolations are used to modulate three-phase systems. Thus, several three-phase TPV inverter topologies have been developed [9-11] as a result. The time-varying voltage magnitudes and growing leakage current limit the use of traditional modulation methods like SVPWM and DPWM. A Novel reduced common-mode voltage modulation (RCMV-PWM), such as AZPWM, NSPWM, and RSPWM, have been made in order to overcome CMV and CMC difficulties. A three-phase PV system's overall characteristics are ignored by RCMV-modulation techniques, which just reduce leakage currents [12-17].

In this research work, discusses modifications to the H8 design as well as a modulation strategy for reducing both common-mode voltage and leakage current throughout the grid cycle[3]. The design, operation, and overall performance of the inverter are all extensively examined. CMV, leakage current, and total harmonic distortion are measured using a 3-phase, six-switch TPV inverter (THD) [18-26]. Finally, the results of the simulation. The following structure, In a traditional three-phase system, the common mode voltage analysis is performed is discussed in section II, proposed topology and common mode evaluation is presented in section III, simulation results and conclusion are narrated in section IV and V.

**II. THREE-PHASE PV SYSTEMS MODEL OF COMMON-MODE**

The Resonant circuit between PV and grid is comparable to that of single-phase transformer-less inverter (TPV inverter). Leakage current and other variables like as parasitic capacitance (CPV) are provided ( $I_{leak}$ ). Two of the five terminals are attached to input positive (P) and negative (N) terminals, while the other three are coupled to output filter terminals, as shown in Fig.2.1.




Fig. 2.1: Three-phase TPV inverter topology resonant circuit

The power converter block is shown as a voltage source in Fig.2.1, and this voltage source is then translated into smaller equivalent circuits ( $V_{AN}$ ,  $V_{BN}$ , and  $V_{CN}$ ). Power converter and resonant circuit variables influence leakage current. The common mode and differential mode voltages recorded across all phases are used to build the high-frequency model circuit for a 3-phase TPV inverter.




Fig.2.2: 3-Phase Simplified CM model circuit for TPV inverter.

The A and B are the focus of this investigation. Fig.2.2–2.3 show that the common-mode voltage is equal to the single-phase PV system when the filter inductors ( $L_1=L_2=L_3$ ) are assumed to be identical (6).




Fig.2.3: Model for three-phase TPV inverter topology with simplified CM model

Derivation principles for other phases, such as phase B, C and phase C, A may be used to the other stages. Model circuit for the three-phase TPV system shown at high frequency(Fig. 2.3). Using equation, which shows how 3-phase voltages are averaged to arrive at the CMV (1).

$$V_{CM} = \frac{V_{AN} + V_{BN} + V_{CN}}{3} \tag{1}$$

According to the preceding study, the creation of leakage current is strongly influenced by the CMV's reaction. It is thus critical to establish an appropriate inverter architecture and modulation method to eliminate leakage currents.

### III. GALVANIC ISOLATION IN THE H8 MOSFET INVERTER DESIGN

It is possible for the PV arrays and the grid to lose current if the transformer is removed. To avoid this, make sure that all of the top switches are on or off at the same time. This is why a three-phase inverter (H6) requires additional switches and diodes to deliver galvanic isolation among the PV array and the utility grid. The H8 inverter circuit is shown in Fig.3.1.




Fig.3.1: 3-phase (H8) inverter structure

In the current freewheeling paths between the dc source and the three-legs block, two more switches and two diodes (S7, S8) act as dc-bypass switches, and a capacitor divider on the dc side of the inverter allows for common-mode voltages up to 1/3 and 2/3 VDC for different operation modes.

### IV. CMV MEASURE SCHEME OF MODULATION

The advantages and disadvantages of standard pulse-width modulation systems (SVPWM, DPWM), an improved conventional pulse-width modulation (ICPWM) A technique is suggested that reduces common-mode voltage and leakage current (Fig.4.1).




Fig.4.1: ICPWM scheme block diagram

Signals of sinusoidal amplitude are represented by voltages Va, Vb, and Vc. There's a zero sequence signal known as V0, and m is the modulation index of that signal. For the maximum voltage, a sinusoidal signal (Va or Vb) is utilized as a reference (Vc). The modulating signals Va\*, Vb\*, and Vc\* are then generated to injecting a zero voltage vector V0. Once this is done, the logic signals are generated in a pattern of "X," "Y," and "Z" using just one carrier wave.

This may be achieved using a scalar method.

$$V_a^* = V_a + V_0 = m \sin(\omega t) + V_0$$

$$V_b^* = V_b + V_0 = m \sin(\omega t - \frac{2}{3}\pi) \tag{2}$$

$$V_c^* = V_c + V_0 = m \sin(\omega t + \frac{2}{3}\pi) \tag{3}$$

And V0 is computed using the magnitude test.:

$$V_0 = [\text{sign}(V_{max})](\frac{V_{dc}}{2}) - V_{max} \tag{4}$$

The subsequent switching waveforms for S1, S3, S5, S7, and S8 are constructed using simple logic operations, as shown in Fig.4.2.




Fig. 4.2: H8 switching pattern and CMV.

In existing modulation systems, the suggested carrier-based modulation strategy is straightforward and easy to utilize in practice to obtain the appropriate output voltage waveform. As a result, the logic operations are listed below:

$$\begin{aligned} S_1 &= X + \bar{Y}\bar{Z} = 1 & S_2 &= \bar{X} + YZ = 0 \\ S_3 &= Y + \bar{X}\bar{Z} = 0 & S_4 &= \bar{Y} + XZ = 1 \\ S_5 &= Z + \bar{X}\bar{Y} = 0 & S_6 &= \bar{Z} + XY = 1 \\ S_7 &= S_8 = X.\bar{Y} + Y.\bar{X} + Z.\bar{Y} = 1 \end{aligned} \tag{5}$$

By reducing the CMV from VDC/3 to 2VDC/3, the suggested ICPWM approach reduces the CMV by 1/3. Table 1: H8 inverter ICPWM modes.

Table.1:ICPWM operating modes

Mode	V <sub>AN</sub>	V <sub>BN</sub>	V <sub>CN</sub>	V <sub>cm</sub>
Mode-1(1001)	V <sub>DC</sub>	0	0	V <sub>DC</sub> /3
Mode-3(0101)	0	V <sub>DC</sub>	0	V <sub>DC</sub> /3
Mode-5(0011)	0	0	V <sub>DC</sub>	V <sub>DC</sub> /3
Mode-2(1101)	V <sub>DC</sub>	V <sub>DC</sub>	0	2V <sub>DC</sub> /3
Mode-4(0111)	0	V <sub>DC</sub>	V <sub>DC</sub>	2V <sub>DC</sub> /3
Mode-6(1011)	V <sub>DC</sub>	0	V <sub>DC</sub>	2V <sub>DC</sub> /3
Mode-7(1110)	V <sub>DC</sub> /2	V <sub>DC</sub> /2	V <sub>DC</sub> /2	V <sub>DC</sub> /2

The output switching functions S<sub>1</sub>-S<sub>8</sub> may be calculated at (4.1) if the input logic signals XYZ=100, which is associated with model1 (1001). As a result of this model1, only the top switch of phase A as well as the lower switches S<sub>4</sub> and S<sub>6</sub>, as well as the D<sub>7</sub> and S<sub>8</sub> and D<sub>8</sub> are turned on.

$$\begin{aligned}
 S_1 &= X + \bar{Y}\bar{Z} = 1 & S_2 &= \bar{X} + YZ = 0 \\
 S_3 &= Y + \bar{X}\bar{Z} = 0 & S_4 &= \bar{Y} + XZ = 1 \\
 S_5 &= Z + \bar{X}\bar{Y} = 0 & S_6 &= \bar{Z} + XY = 1 \\
 S_7 &= S_8 = X.\bar{Y} + Y.\bar{X} + Z.\bar{Y} = 1
 \end{aligned}
 \tag{6}$$




Fig. 4.3: Mode-1 H8 MOSFET inverter.

In this mode, V<sub>AN</sub>=V<sub>DC</sub>, V<sub>BN</sub>=V<sub>CN</sub>=0, hence CMV:

$$V_{CM} = \frac{V_{AN} + V_{BN} + V_{CN}}{3} = \frac{V_{DC} + 0 + 0}{3} = \frac{V_{DC}}{3}
 \tag{7}$$

When XYZ=010, the output switching functions S<sub>1</sub>-S<sub>8</sub> may be generated, as shown in Fig.4.9. (0101). Lower switches S<sub>2</sub>, S<sub>6</sub>, and S<sub>7</sub> are illuminated in Fig.4.9, while the upper switch S<sub>3</sub> is not. Fig.4.9

$$\begin{aligned}
 S_1 &= X + \bar{Y}\bar{Z} = 0 & S_2 &= \bar{X} + YZ = 1 \\
 S_3 &= Y + \bar{X}\bar{Z} = 1 & S_4 &= \bar{Y} + XZ = 0 \\
 S_5 &= Z + \bar{X}\bar{Y} = 0 & S_6 &= \bar{Z} + XY = 1 \\
 S_7 &= S_8 = X.\bar{Y} + Y.\bar{X} + Z.\bar{Y} = 1
 \end{aligned}
 \tag{8}$$






Fig. 4.4: Mode-3 H8 MOSFET inverter.

In this mode,  $V_{AN}=V_{CN}=0, V_{BN}=V_{DC}$ , therefore CMV:

$$V_{CM} = \frac{V_{AN} + V_{BN} + V_{CN}}{3} = \frac{0 + V_{DC} + 0}{3} = \frac{V_{DC}}{3} \tag{9}$$

If XYZ=001, then (12) gives the output switching functions  $S_1$ - $S_8$  for mode-5 (0011). The lower switches  $S_2, S_4$  and  $S_8, D_8$  and the upper switch  $S_5, S_7, D_7$  with phase C and the rest of the switches are turned off.

$$\begin{aligned} S_1 &= X + \bar{Y}\bar{Z} = 0 & S_2 &= \bar{X} + YZ = 1 \\ S_3 &= Y + \bar{X}\bar{Z} = 0 & S_4 &= \bar{Y} + XZ = 1 \\ S_5 &= Z + \bar{X}\bar{Y} = 1 & S_6 &= \bar{Z} + XY = 0 \\ S_7 &= S_8 = X.\bar{Y} + Y.\bar{X} + Z.\bar{Y} = 1 \end{aligned} \tag{10}$$




Fig. 4.5: Mode 5 H8 MOSFET inverter architecture

In this mode,  $V_{AN}=V_{BN}=0, V_{CN}=V_{DC}$ , therefore CMV:

$$V_{CM} = \frac{V_{AN} + V_{BN} + V_{CN}}{3} = \frac{0 + 0 + V_{DC}}{3} = \frac{V_{DC}}{3} \tag{11}$$

If XYZ=110, then (14) gives the output switching functions  $S_1$ - $S_8$  for mode-2 (1101). As illustrated in Fig.4.11, The lower switches  $S_1, S_3,$  and  $S_7$  are all turned on, while the top switch  $S_6$  with phase C is turned on and the rest of the switches are turned off.

$$\begin{aligned} S_1 &= X + \bar{Y}\bar{Z} = 1 & S_2 &= \bar{X} + YZ = 0 \\ S_3 &= Y + \bar{X}\bar{Z} = 1 & S_4 &= \bar{Y} + XZ = 0 \\ S_5 &= Z + \bar{X}\bar{Y} = 0 & S_6 &= \bar{Z} + XY = 1 \\ S_7 &= S_8 = X.\bar{Y} + Y.\bar{X} + Z.\bar{Y} = 1 \end{aligned} \tag{12}$$




Fig. 4.6 : Mode 2 H8 MOSFET inverter architecture.

Because the output voltages are  $V_{AN}=V_{BN}=V_{DC}$  and  $V_{CN}=0$ , CMV is calculated as follows:

$$V_{CM} = \frac{V_{AN} + V_{BN} + V_{CN}}{3} = \frac{V_{DC} + V_{DC} + 0}{3} = \frac{2V_{DC}}{3} \tag{13}$$

If  $XYZ=011$ , then (16) gives the output switching functions  $S_1-S_8$  for mode4 (0111). As illustrated in Fig.5.2, up on the switches  $S_3, S_5$  and  $S_7$  are ON, while the down on the switch  $S_2$  is ON and the rest of the switches are turned off.

$$\begin{aligned} S_1 &= X + \bar{Y}\bar{Z} = 0 & S_2 &= \bar{X} + YZ = 1 \\ S_3 &= Y + \bar{X}\bar{Z} = 1 & S_4 &= \bar{Y} + XZ = 0 \\ S_5 &= Z + \bar{X}\bar{Y} = 1 & S_6 &= \bar{Z} + XY = 0 \\ S_7 &= S_8 = X.\bar{Y} + Y.\bar{X} + Z.\bar{Y} = 1 \end{aligned} \tag{14}$$




Fig. 4.7: Mode-4 H8 MOSFET inverter architecture.

The voltages at output side are  $V_{AN}=0, V_{BN}=V_{CN}=V_{DC}$ , hence CMV is obtained as follows:

$$V_{CM} = \frac{V_{AN} + V_{BN} + V_{CN}}{3} = \frac{0 + V_{DC} + V_{DC}}{3} = \frac{2V_{DC}}{3} \tag{15}$$

If  $XYZ=101$ , then (18) gives the output switching functions  $S_1-S_8$  for mode-6 (1011). As illustrated in Fig.5.3, upon the switches  $S_1, S_5$  and  $S_7$  are ON, while the down switch  $S_4$  is ON and the rest of the switches are turned off.

.In this mode,  $V_{AN}=V_{CN}=V_{DC}, V_{BN}=0$ , therefore CMV :

$$V_{CM} = \frac{V_{AN} + V_{BN} + V_{CN}}{3} = \frac{0 + V_{DC} + V_{DC}}{3} = \frac{2V_{DC}}{3} \tag{16}$$




Fig. 4.8: Mode-6 H8 MOSFET inverter architecture.

When the input logic signals XYZ=111, the output switching functions S<sub>1</sub>-S<sub>8</sub> are connected with mode-7. For example, in Figure.5.4 the upper and lower switches are on while the decoupling switches are off.

$$\begin{aligned}
 S_1 &= X + \bar{Y}\bar{Z} = 1 & S_2 &= \bar{X} + YZ = 1 \\
 S_3 &= Y + \bar{X}\bar{Z} = 1 & S_4 &= \bar{Y} + XZ = 1 \\
 S_5 &= Z + \bar{X}\bar{Y} = 1 & S_6 &= \bar{Z} + XY = 1 \\
 S_7 &= S_8 = X.\bar{Y} + Y.\bar{X} + Z.\bar{Y} = 0
 \end{aligned}
 \tag{17}$$




Fig. 4.9 : Mode-7 H8 MOSFET inverter architecture.

The voltages at output sides are  $V_{AN}=V_{BN}=V_{CN}=V_{DC}/2$ , therefore CMV :

$$V_{CM} = \frac{V_{AN} + V_{BN} + V_{CN}}{3} = \frac{\frac{V_{DC}}{2} + \frac{V_{DC}}{2} + \frac{V_{DC}}{2}}{3} = \frac{V_{DC}}{2}
 \tag{18}$$

Since the dc-decoupling branch reduces the common-mode voltage by  $V_{DC}/3$ , the former six modes of operation are identical to the standard H6 arrangement. As a result, CMV is minimized with lower leakage current. For example, the ICPWM scheme reduces CMV and CMC while keeping the distinctive properties of traditional modulation schemes.

### V. MATLAB SIMULATION RESULTS

Comparing the H8 MOSFET inverter to the H6 inverter to verify in MATLAB/Simulink software tool, is an interesting exercise. All simulation parameters are shown in Table.2. This parameter for both SVPWM and ICPWM are modulated at the range of frequency 10 kHz, while the proposed DPWM technique is modulated at an even higher frequency of 15 kHz.



Table. 2: Selected parameters for simulation

Parameters	Values
Input voltage( $V_{in}$ )	300V <sub>DC</sub>
DC-link capacitors, $C_{DC1}, C_{DC2}$	2 $\mu$ F
Inductors ( $L_f$ )	5mH
Capacitor ( $C_F$ )	1 $\mu$ F
Modulation-Index( $M_a$ )	0.8
Resistance ( $R_L$ )	10 $\Omega$
Capacitors ( $C_{PV1}, C_{PV2}$ )	220nF
Ground Resistors, $(R_G)$	11 $\Omega$

With full-bridge capacity, an inverter pulse generator system. For the H8 inverter, toggles between the dc-link and full-bridge inverters.

Logic functions of the Proposed H8 Inverter




Fig.5.1. The switching functions in terms of logic gates are shown (S1-S8)

### 5.1. Output Performance

The output waveforms of the stated topologies for common Common modulation schemes (CMS) like SVPWM and DPWM are shown in Figures 5.2 and 5.4. SVPWM and DPWM provide unipolar three-level output voltage and sinusoidal output current with significant current ripples.




Fig. 5.2: SVPWM H6 TPV inverter output voltage and current




Fig. 5.3: DPWM H6 TPV inverter output voltage and current




Fig. 5.4: H8 TPV ICPWM inverter voltage and current.

To the reduced leakage current, the proposed H8 topology with ICPWM scheme results in unipolar three-level output voltage and sinusoidal load current Fig.5.3. The output voltage fluctuates from 0 to +VDC or 0 to -VDC during the course of a grid cycle. ICPWM preserves the distinguishing characteristics of classic modulation schemes, such as the usage of zero states. Unipolar modulation minimizes losses and current ripples compared to bipolar PWM. Therefore, a smaller filter is needed, resulting in cheaper costs and smaller dimensions.

5.2. Common-mode

Fig.5.5-5.7. illustrates the common-mode characteristics of a three-phase H6 TPV inverter using typical modulation techniques. Using zero vector states in every PWM cycle results in poor CMV characteristics for SVPWM and DPWM. Fig.5.4 and 5.6 shows that bigger common-mode currents are generated. These waves are bigger than those of other popular topologies, and this is Fig.5.5-5.7.




Fig. 5.5: voltage and current draw of SVPWM H6 TPV inverter




Fig. 5.6: Voltage and leakage current CM-DPWM H6 TPV inverter.




Fig. 5.7.: Voltage and leakage current CM-ICPWM H8 TPV inverter.

Because dc-decoupling switches (at mode-7 or state-7) are configured to create unipolar output voltage with lower leakage current during freewheeling time, the CMV is reduced by 1/3. This relies on the mode of operation of dc-decoupling switches  $S_7$  or  $S_8$ . Depending on  $S_7$  or  $S_8$ , the CMV varies from  $V_{DC}/3-2V_{DC}/3$  to  $V_{DC}/3-V_{DC}/2$ .

The suggested H8 TPV inverter design offers galvanic separation during freewheeling. CMV and leakage current are both reduced in the H8 TPV inverter design with ICPWM modulation, as shown in Fig.5.5-5.7. SVPWM, DPWM, and ICPWM CMV waveforms for a H6 TPV inverter are shown in Fig.5.8–5.10. SVPWM and DPWM in the typical H6 architecture with SVPWM and DPWM have poor common-mode behavior, ranging from  $0-3V_{DC}/3-V_{DC}$  to  $0-3V_{DC}/3-V_{DC}$ . With DPWM the CMV drops to  $0-V_{DC}$ , but it remains time variable (see Fig.5.4).




Fig. 5.8: Microscopic SVPWM H6 common-mode voltage waveform




Fig. 5.9 : DPWM common-mode voltage waveform of H6 topology




Fig. 5.10: Microscopic H8 topology common mode voltage waveform using ICPWM.

Fig.5.8 shows that the common-mode voltage ranges from  $V_{DC}/3$  to  $V_{DC}/2-2V_{DC}/3$ . To cut leakage current to a quarter of the input DC-link voltage, the proposed ICPWM modulation scheme's CMV ranges from  $V_{DC}/3-V_{DC}/2-2V_{DC}/3$  compared to the conventional modulation methods. Galvanic isolation switches in the freewheeling path are to blame for this. Minimal switching losses and three-level output voltage are coupled with ICPWM in the proposed H8 design (reduced CMV, CMC and low THD). Verifying by MATLAB/Simulink FFT analysis, Figures 5.5 to 5.7 show the total harmonic distortion (THD) of the aforementioned topologies in relation to output current. A THD of 4.07 percent and a THD of 2.79 percent, respectively, is measured for output load current ripples using the H6 topology with SVPWM and DPWM.




Fig. 5.11: Output current THD of the H6 TPV inverter




Fig. 5.12: Output current THD of the H6 TPV inverter




Fig. 5.13: THD of the output current of the H8 TPV inverter.

Increased leakage current and a deficient CM are to blame for this. Low THD current ripples of 1.37 percent are achieved by the proposed H8 inverter topology, which is less than the H6 design. H6 and H8 TPV inverters with modulation schemes are summarized in Table.3. ICPWM modulation has the best overall performance for unipolar line-line output voltage, the lowest switching losses for standard modulation schemes (SVPWM and DPWM), and the lowest RCMV, CMC, and THD for standard modulation schemes (RCPWM) for RCMV-modulation.

Table.3: Multiple topologies are examined in depth.

Parameter	H6 Inverter		H8 inverter
	SVPWM	DPWM	ICPWM
V <sub>LL</sub> -pattern	Unipolar	Unipolar	Unipolar
Switching- frequency(kHz)	10	15	10
CMV(V)	0-VDC	0-VDC	1/3VDC- 2/3VDC
Leakage-current(A)	0.91A	0.73A	0.20A
THD %	4.07	2.79	1.37



## VI. CONCLUSION

This paper begins with confirming the three-phase full-bridge inverter and then deriving the three-phase PV system's CM mode model circuit step by step to comprehend the TPV inverter's generalized principles. A H6 inverter is utilized in most PV systems; however its capacity to manage common-mode voltage and leakage current is unknown. When using a TPV inverter, it is critical to ensure that the output voltage is not leaking. Based on the advantages and disadvantages of the H6 TPV inverter, a "H8 inverter" with galvanic isolation and MOSFETs as primary power devices is proposed. A unique carrier modulation method is explained and demonstrated in this paper. In terms of CMV, leakage current and harmonic distortion, the suggested ICPWM modulation approach for the H8 inverter is examined and confirmed. As a consequence, the H8 TPV inverter design with ICPWM scheme reduces CMV and leakage current while maintaining PV system performance. It provides unipolar output voltage, decreased switching losses, and lower CMV, CMC, and THD for typical modulation systems. This would be extremely beneficial to a three-phase PV system.

## REFERENCES

- [1] E. S. Sreeraj, K. Chatterjee, and S. Bandyopadhyay, "One-cycle-controlled single-stage single-phase voltage-sensorless grid-connected pv system," *IEEE Trans. Ind. Electron.*, vol. 60, no. 3, pp. 1216-1224, Mar. 2013.
- [2] T. Kerekes, R. Teodorescu, M. Liserre, C. Klumpner, and M. Sumner, "Evaluation of three-phase transformerless photovoltaic inverter topologies," *IEEE Trans. Power Electron.*, vol. 24, no. 9, pp. 2202-2211, Sept. 2009.
- [3] F. Blaabjerg, R. Teodorescu, M. Liserre, and A. V. Timbus, "Overview of control and grid synchronization for distributed power generation systems," *IEEE Trans. Ind. Electron.*, vol. 53, no. 5, pp. 1398-1409, Oct. 2006.
- [4] M. Victor, F. Greizer, S. Bremicker, and U. Hübner, "Method of converting a direct current voltage from a source of direct current voltage, more specifically from a photovoltaic source of direct current voltage, into an Alternating current voltage," U.S. Patent 7 411 802, Aug. 12, 2008.
- [5] S. Sreenu and B. Sreenu "Plug in electric vehicles used an effective ZVS based interleaved AC/DC converter" Published in *IJCSJET- "International Journal of Computer Science information and Engg Technologies"*, Issue No:4, volume.2, Series. 4, Aug-2014.
- [6] Sapavath Sreenu, Dr. Jalla Upendar, and Bogimi Sirisha "Analysis of Switched Impedance Source/Quasi-Impedance Source DC-DC Converters for Photovoltaic system", *International Journal of Applied Power Engineering*, vol. 11, no.1, Paper ACCEPTED, p-ISSN: 2252-8792, March-2022, doi:10.11591/ijape.
- [7] S. Heribert, S. Christoph, and K. Jurgen, "Inverter for transforming a DC voltage into an AC current or an AC voltage," Europe Patent 1 369 985(A2), May 13, 2003.
- [8] R. Gonzales, J. Lopez, P. Sanchis, and L. Marroyo, "Transformerless Inverter for single phase photovoltaic systems," *IEEE Transactions on Power Electronics*, vol. 22, no. 2, pp. 693-697, March 2007.
- [9] H. Xiao, S. Xie, Y. Chen, and R. Huang, "An optimized transformerless photovoltaic grid-connected inverter," *IEEE Trans. Ind. Electron.*, vol. 58, no. 5, pp. 1887-1895, May 2011.
- [10] T. Kerekes, R. Teodorescu, P. Rodriguez, G. Vazquez, and E. Aldabas, "A new high-efficiency single-phase transformerless PV inverter topology," *IEEE Trans. Ind. Electron.*, vol. 58, no. 1, pp. 184-191, Jan. 2011.
- [11] F. T. K. Suan, N. A. Rahim, and H. W. Ping, "Modeling, analysis and control of various types of transformerless grid connected PV inverters," in *Proc. IEEE Clean Energy Technol.*, pp. 51-56, Jun. 2011.
- [12] T. K. S. Freddy, N. A. Rahim, W. P. Hew, H. S. Che, "Comparison and Analysis of Single-Phase Transformerless Grid-Connected PV Inverters," *IEEE Trans. Power Electron.* vol. 29, no. 10, pp. 5358-5369, Oct. 2014.
- [13] M. C. Cavalcanti, K. C. de Oliveira, A. M. de Farias, F. A. S. Neves, G. M. S. Azevedo, and F. Camboim, "Modulation techniques to eliminate leakage currents in transformer less three-phase photovoltaic systems" *IEEE Trans. Ind. Electron.*, vol. 57, no. 4, pp. 1360-1368, Apr. 2010.
- [14] Dr. Jalla Upendar, S. Ravi, Sapavath Sreenu and Bogimi Sirisha "Study and implementation of fuzzy based KY-boost converter for electric vehicle charging", *International Journal of Applied Power Engineering*, vol. 11, no.1, p-ISSN: 2252-8792, March-2022, doi:10.11591/ijape.
- [15] M. C. Cavalcanti, A. M. Farias, K. C. Oliveira, F. A. S. Neves, and J. L. Afonso, "Eliminating leakage currents in neutral point clamped inverters for photovoltaic systems," *IEEE Trans. Ind. Electron.*, vol. 59, no. 1, pp. 435-443, Jan-2012.
- [16] J. S. Lee, and K. B. Lee, "New modulation techniques for a leakage current reduction and a neutral-point voltage balance in transformerless photovoltaic systems using a three-level inverter" *IEEE Trans. Power Electron.*, vol. 29, no. 4, pp. 1720-1732, Apr. 2014.
- [17] Tan Kheng Suan Freddy, Nasrudin A. Rahim, Senior Member, IEEE, Wooi-Ping Hew, Member, IEEE, and Hang Seng Che, Member, IEEE "Modulation techniques to reduce leakage current in three-phase transformer less H7 photovoltaic inverter" *IEEE Trans. Ind. Electron.*, vol. 62, no. 1, pp. 322-331, Jan 2015.
- [18] Ravikumar Boda, Dr. G. Malleshham, "Performance Analysis of Grid-Connected Wind Energy during Symmetrical fault using FACTS Devices", *International Journal of Advanced Research and Innovative Ideas in Education (IJARIIE)*, vol-8, no.2, PP:273-283, ISSN:2395-4396, March-2022.
- [19] Xiaoqiang Guo, M. C. Cavalcanti, A. M. Farias, and J. M. Guerrero, "Single-carrier modulation for neutral-point-clamped inverters in three phase transformer less photovoltaic systems," *IEEE Trans. Power Electron.*, vol. 28, no. 6, pp. 2635-2637, Jun. 2013.
- [20] A. M. Hava, R. J. Kerkman, and T. A. Lipo, "Simple analytical and graphical methods for carrier-based PWM-VSI drives," *IEEE Trans. Power Electron.*, vol. 14, no. 1, pp. 49-61, Jan. 1999.

- [21] X Guo,DXu,B Wu ,”Three-phase DC-bypass topologies with reduced leakage current for transformer less PV system” in Proc.Energy Conversion Congress and Exposition (ECCE), pp-43-46, sept 2015.
- [22] Ahmad Syed and S.Tara Kalyani “Evaluation of single phase transformer less photovoltaic inverters” Electrical and Electronics Engineering: An International Journal (ELELIJ) Vol 4, no. 2, pp.25-39, May 2015.
- [23] Automatic Disconnection Device between a Generator and the Public Low-Voltage Grid, DIN Electro technical Standard DIN VDE 0126-1- 1, 2005.
- [24] Balu Banavath, Ajmeera Sampath Kumar and S.Sreenu “Comparative Study of Various PWM methodologies for Grid connected Inverter for RES Application”, Published in *Pramana Research Journal*, Issue No:6, volume.9, pp: 1279-1291, ISSN:2249-2976 , 2019.
- [25] Md.H N Khan, Yam Siwakoti et al " Leakage Current Analysis of The HB-ZVSCR Transformerless Inverter for Grid-Tied Photovoltaic Application" 2020 IEEE 9th International Power Electronics and Motion Control Conference (IPEMC2020-ECCE Asia) | 978-1-7281-5301-2020 IEEE | doi: 10.1109/IPEMC-ECCEAsia48364.2020.9367896.
- [26] Md.H N Khan, Yam Siwakoti et al " A Common Grounded Type Dual-Mode Five-Level Transformer-less Inverter for Photovoltaic Applications", *IEEE transactions on industrial electronics*, vol. 68, no. 10, Oct- 2021.

