



VLSI Architecture of Extended Golay Code for Error Correcting Parallel Decoder FPGA Applications

¹Pragati Ekhare, ²Prof. Tejaswini Chetty

¹Research Scholar, ²Associate Professor

Department of Electronics & Communication Engineering,
Sagar Institute of Science & Technology, Bhopal, India

Abstract : The Channel coding is commonly incorporated to obtain sufficient reception quality in advance wireless mobile communications transceiver to counter channel degradation due to inter-symbol interference, multipath dispersion High speed and high throughput hardware for encoder and decoder could be useful in communication field. Due to the channel achieving property, the GOLAY code has become one of the most favorable error-correcting codes. This paper presents VLSI Implementation of Extended Golay Code for Error Correcting Parallel Decoder FPGA-DSP Applications, which outperform the existing architectures in terms of speed and throughput. The Simulation is done using the Xilinx ISE 14.7 platform with Isim test bench.

IndexTerms - Golay, Error, FPGA, DSP, VLSI, Correcting, Code, Wireless, Transceiver.

I. INTRODUCTION

The Golay code was utilized to provide error control on the voyager mission. An algebraic decoding algorithm for the Golay code is given to correct the three possible errors. The algebraic technique is slightly faster than that of the shift-search procedure. In this work, based on the idea of, a novel reduced lookup table method is developed to decode the (23, 12, 7) Golay code. The reduced lookup table using in this algorithm consists of syndrome patterns and corresponding error patterns which only have one and two errors in the message block of the codeword.

The proposed method works as follows: Given a received codeword r , first, the syndrome s is computed and then the weight of this syndrome $w(s)$ is computed directly. If $w(s) = 0$, it means no errors happened in the received codeword. If $w(s) \leq 3$, it means at most three errors happened in the parity check block of the received codeword. One just need to do is shifting the syndrome left k bits to form a 23-bit length word, and then the received codeword minus (modulo 2) this 23-bit length word to correct the received codeword If $w(s) \geq 4$, it means at least one error happened in the message block of the received codeword.

First, one searches if this syndrome matches the syndrome pattern listed in the reduced lookup table. If the syndrome is in the table, it means at most 2 errors happened in the message block of the received codeword, and then the received codeword minus (modulo 2) the error pattern corresponding to the syndrome to correct the received codeword. Second, if the syndrome is not in the table, it means there are three possible conditions: 1. one error in the parity check block two errors in the message block, 2. two errors in the parity check block one error in the message block, or 3. three errors in the message block.

For 1st condition, using syndrome minus (modulo 2) syndrome pattern in the table to obtain the difference and compute the weight of this difference respectively. If this weight equals to 1, it means there is one error in the parity check bit. So, shifting the difference left k bits to form a 23-bit length word, and then the received codeword minus (modulo 2) this 23-bit length word and minus corresponding error pattern to correct the received codeword.

For the 2nd and 3rd conditions, the received codeword must cyclic shift left $n-k$ bits, and therefore parity check block and message block are swapped, which indicates that the errors are also swapped. Repeating the procedures above, one can correct up to three errors in the received codeword.

II. METHODOLOGY

The coding scheme is developed for the data encoding and decoding. Many of the codes like block code, cycle codes are already developed and research is continue going on the enhancement of the code. The extended binary Golay code, G24 encodes 12 bits of data in a 24-bit word in such a way that any 3-bit errors can be corrected or any 7-bit errors can be detected.




Figure 1: Flow Chart

Design a secure encoder and decoder architecture using GOLAY code function. So we create the key generation process based on polynomial equation. This equation is present in GALOIS field process and to update the key value in every input data bits. This process is used to improve the data secure transmission process. The pseudo random pattern generation process is mainly used to generate the pattern results based on normalized distance.

This work is to modify the division operation architecture in encode and decode function. We apply the xor gate operation in subtraction process and to design a priority based encoder design. This design is to analysis the subtraction data bits and to add the no of '0' bits. This process is to reduce the overall division architecture level.

GOLAY code function is to add the addition key data in encoder operation. This process is to modify the data and key addition process. This function in mainly based on majority architecture design process.

This work is to increase the secure level and to optimize the circuit complexity. Proposed system is to modify the encoder and decoder data bits structure level and to add the message bit, key bit and to apply the these bits into GOLAY binary code technique. This technique is to apply the majority gate analysis process and to get the final majority output bit and to add the any location in encoder architecture output data bits. To combat this problem, a hardware module programmed to yield a Golay encoded codeword may be used. Golay decoder is used extensively in communication links for forward error correction. Therefore, a high speed and high throughput hardware for decoder could be useful in communication links for forward error correction.

III. SIMULATION RESULTS

The implementation of the proposed algorithm is done over Xilinx ISE 14.7. The ISE package processing toolbox helps us to use the functions available in Xilinx Library.




Figure 2: RTL View of Top module

Figure 2 presents the top level view of the Register transfer level. Initially clock pulse set in logic 1 and applies reset also high using 1. Output shows the 24 bit golay code and 12 bit original message.




Figure 3: Complete RTL View

Figure 3 shows the complete RTL view of the golay code. It also shows the technological view as select during the top module processing.




Figure 4: Test bench results-Data input

Figure 4 provides the test bench results. Here clock is set at logic 1 or active condition, reset is at 1. Then run the current signal status. The golay code value is 0000010111010110100. Data value is 0000000101110. Opc is in null status.




Figure 5: Test bench results- Retrieving Stage

Figure 5 shows the running status of the golay code. The data is starting to retrieve as reset set on the 0 signal. The opc set on the error state and data is retrieving.



Figure 6: Test bench results- Optimized results

Figure 6 shows the running status of the golay code. The data is retrieved and opc is set at initial stage. The golay code provides the original data during the transmission at very less stage. Here the optimized results shows the golay (24,12,6).

Table 1: Result Comparison

Sr No.	Parameters	Previous Result [1][8]	Proposed Result	Improvement in (%)
1	Methodology	Golay code (24,12,5), (24,12,8)	Golay code (24,12,3) (24,12,6)	NA
2	Area	493	318 (6.6 %)	Aprox 35%
3	Decoder Delay	3.11 ns	1.599ns	Aprox 50%
4	Power	0.76 mw	0.45 mw	Aprox 30%
5	Frequency	NA	625.332 MHz	NA
6	Throughput	NA	7GHz	NA

IV. CONCLUSION

This paper presents VLSI Implementation of Extended Golay Code for Error Correcting Parallel Decoder FPGA-DSP Applications, which outperform the existing architectures in terms of speed and throughput. The proposed architectures were simulated and tested on Virtex-5 platform. Although the CRC encoder and decoder is intuitive and easy to implement, and to reduce the huge hardware complexity required. The proposed golay code gives the better performance in terms of the calculated parameters. The proposed golay code optimized the (24,12,3) to (24,12,6) level. The optimized area or component is 318 (6.6 %) while previously it was 493. The delay or latency value is 1.599 ns while it was 3.11 ns in existing work. The optimized power is 0.45 mw while previous it is 0.76 mw. Proposed technique is to reduce the circuit complexity for data transmission and reception process.

REFERENCES

1. C. Kim and J. -S. No, "New Two-Stage Automorphism Group Decoders for Cyclic Codes," in IEEE Access, vol. 8, pp. 172123-172135, 2020, doi: 10.1109/ACCESS.2020.3022460.
2. Z. Wu, C. Wang, P. Jiang and Z. Zhou, "Range-Doppler Sidelobe Suppression for Pulsed Radar Based on Golay Complementary Codes," in IEEE Signal Processing Letters, vol. 27, pp. 1205-1209, 2020, doi: 10.1109/LSP.2020.3007093.
3. N. Y. Yu, "Non-Orthogonal Golay-Based Spreading Sequences for Uplink Grant-Free Access," in IEEE Communications Letters, vol. 24, no. 10, pp. 2104-2108, Oct. 2020, doi: 10.1109/LCOMM.2020.3004640.
4. B. Shen, Y. Yang and Z. Zhou, "A Construction of Binary Golay Complementary Sets Based on Even-Shift Complementary Pairs," in IEEE Access, vol. 8, pp. 29882-29890, 2020, doi: 10.1109/ACCESS.2020.2972598.
5. S. Salama, R. Salem and H. Abdel-Kader, "Improving Golay Code Using Hashing Technique," 2019 14th International Conference on Computer Engineering and Systems (ICCES), 2019, pp. 71-76, doi: 10.1109/ICCES48960.2019.9068153.

6. S. S. b. S. Abdullah, O. O. Khalifa, F. A. Rahman and H. Nasir, "Performance Evaluation on Error Probabilities of Coded BPSK System Using the Linear (23, 12) Golay Code with Hard-Decision Decoding," 2019 IEEE International Conference on Smart Instrumentation, Measurement and Application (ICSIMA), 2019, pp. 1-4, doi: 10.1109/ICSIMA47653.2019.9057337.
7. H. W. Cho and Y. J. Song, "Golay Code Decoder Using Auto Encoder," 2019 IEEE 8th Global Conference on Consumer Electronics (GCCE), 2019, pp. 257-258, doi: 10.1109/GCCE46687.2019.9015545.
8. W. Li, Z. Xiang and P. Ren, "Waveform Design for Dual-Function Radar-Communication System With Golay Block Coding," in IEEE Access, vol. 7, pp. 184053-184062, 2019, doi: 10.1109/ACCESS.2019.2960658.
9. Y. Liu, T. Guo, J. Li, L. Liu, H. Xu and B. Wang, "Application of Golay Complementary Code in Pipeline Detection," 2019 IEEE 2nd International Conference on Electronic Information and Communication Technology (ICEICT), 2019, pp. 453-456, doi: 10.1109/ICEICT.2019.8846338.
10. R. K. Maity, J. Samanta and J. Bhaumik, "An Area and Power Efficient Double Adjacent Error Correcting Parallel Decoder based on (24, 12) Extended Golay Code," 2019 IEEE International Conference on Electrical, Computer and Communication Technologies (ICECCT), 2019, pp. 1-6, doi: 10.1109/ICECCT.2019.8869098.
11. M. Nazari, A. Rezai and H. Azis, "An Efficient Architecture for Golay Code Encoder," 2018 2nd East Indonesia Conference on Computer and Information Technology (EIconCIT), 2018, pp. 114-117, doi: 10.1109/EIconCIT.2018.8878513.
12. T. Da, X. Jichao, X. Yanxun, X. Fuzhen and D. Mingxi, "Ultrasonic Phased Array TFM Detection in Highly Attenuating Materials Based on Modified Golay-Coded Excitation," 2018 IEEE International Ultrasonics Symposium (IUS), 2018, pp. 1-4, doi: 10.1109/ULTSYM.2018.8579795.
13. Y. Dong, "Practical Waveforms Coded by Golay Binary Pairs to Achieve Extra-Low Range Sidelobes and Doppler Resilience," 2018 International Conference on Radar (RADAR), 2018, pp. 1-5, doi: 10.1109/RADAR.2018.8557310.
14. T. Zeng, L. Meng, J. Li, M. Luo, X. Li and L. Huang, "Real Time Coherent Transceiver Based on 12-Bits 24 Dimensions Golay Coded Modulation," 2018 European Conference on Optical Communication (ECOC), 2018, pp. 1-3, doi: 10.1109/ECOC.2018.8535368.

