# A NEW SINGLE PHASE 33-LEVEL INVERTER TOPOLOGY WITH MINIMAL NUMBER OF SWITCHES USING HALF-HEIGHT MODULATION TECHNIQUE 

${ }^{1}$ Vidyashree B Shettar, ${ }^{2}$ Dr. Y R Manjunatha<br>${ }^{1}$ II Year M.Tech Student, ${ }^{2}$ Professor<br>${ }^{1}$ Department of Electrical Engineering,<br>${ }^{1}$ University Visvesvaraya College of Engineering, Bangalore, India


#### Abstract

This work proposes an asymmetrical H-bridge based multilevel inverter with minimal switch count. This circuit has thirtythree level output with eight semiconductor switches, four bidirectional switches, and four unequal voltage sources. This topology has an inherent H -bridge to invert the levels at the fundamental frequency. The Half-Height modulation technique is used to generate the switching pulses. This topology is suitable for RL load and could be used to drive applications. The performance of the proposed asymmetrical multilevel inverter circuit is verified by extensive simulation using MATLAB Simulink. The simulation results confirm that the total harmonic distortion of the output voltage complies with IEEE 519 standards.


Keywords - multi-level inverter, MOSFET, THD, half-height modulation, MATLAB.

## I.INTRODUCTION

The academic and industrial sectors are very interested in multilevel inverters. Multi Level strategies improve the inverter's output power quality while also allowing for higher voltage levels in power electronic circuits. [1]. Low-medium rated semiconductor switches are available on the market and can be used to achieve higher power levels. A sequential connection of switches is required to create a high rated converter with standard two-level operation. Because of their benefits, multilevel inverters are used in a variety of applications, including uninterruptible power supply systems (UPS) [2], hybrid photovoltaic UPS systems [3], traction [4], ships [5], renewable systems [6], electric vehicles [7], and power quality [8]. Multilevel converters, despite their differences, frequently need a large number of switches consisting of greater losses and costs, and use significant modulation techniques. Many research studies are being undertaken to solve these issues.

Neutral point clamped (NPC) MLIs, flying capacitor (FC) MLIs, and cascaded H-bridge (CHB) MLIs are the three primary types of MLIs [9]. Over the last two decades, the benefits and drawbacks of the three types of MLIs outlined above have been thoroughly researched. In summary, the major disadvantages of these MLIs include altering the voltage in NPC, the control complexity for making a balance in voltages in the FC, and the more switches count and independent excitations in CHB. Cascaded MLIs may provide more voltage levels, and dependability than other MLI topologies due to their modular architecture. [10]. Asymmetric MLIs are topologies with uneven dc-link voltages, whereas symmetric cascaded inverters have equal dc sources. Asymmetric topologies may give a wider range of output voltage values than symmetric topologies. These are not possible to implement practically and difficult to balance the supplied power across every source of the circuit with the load with the existence of two or more excitations with same magnitudes [11]. Many techniques for opting the size of input sources are described to get a larger output level asymmetric type of design. Reference [12] Describes a single-sourced MLI that employs various types of configurations such as equal and unequal sources, series and parallel voltage balancing methods in capacitor in order to double the magnitude of the input voltage. The inverter TSV is relatively low because there is no extra H -bridge circuit. Utilizing two unequal sources and dual capacitors, the inverter [13] is able to produce 13 levels at its output. Because the connection type as cascade with the other modules offers greater levels at the output without the use of an extra H bridge, reducing stress across the switches in this type of configuration. MLI [15] covers the usage of T-type architecture and cross sectional-connected units to produce the output. Due to the extra power switches in this configuration in order to facilitate charging and discharging behavior of the capacitor, stress across the switches is high. The topology in [14] finds a second-order connection between the peak inverse voltages of the circuit (PIV) with levels count. As a result, the inverter is expensive and unsuitable for applications requiring high voltage.

A 33-level asymmetric MLI architecture is proposed and implemented in this work, with lower THD. The number of switches, voltage levels, DC source count and RL load are used to determine MLI's total harmonic distortion. The developed MLI is built using simulations in the environment of MATLAB/Simulink. where it is evaluated under various loaded circumstances such as combination of both resistive and inductive loads. The MLI THD is compared to that of different current topologies.

In this paper, work has been carried out with the aim of reducing the number of power semiconductor devices, while achieving a higher number of levels at the same time. This paper is organized as follows: Section II describes the topology with its extension for a higher number of levels. To set the benchmark of this topology, Section III gives a quantitative comparison of the topologies employing the same number of switches. Section IV elaborates the various experimental results and Section V summarizes the work.

Table 1 Switching states for 33 level Inverter topology

| Voltage Level | $\mathbf{S}_{1}$ | $\mathbf{S}_{2}$ | $\mathbf{S}_{3}$ | S4 | S5 | $\mathbf{S}_{6}$ | $\mathrm{S}_{7}$ | S8 | S9 | $\mathbf{S}_{10}$ | $\mathbf{S}_{11}$ | $\mathbf{S}_{12}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 16 Vdc | 0 | 1 | 1 | 0 | 0 | 1 | 1 | 0 | 1 | 0 | 0 | 1 |
| 15 Vdc | 0 | 1 | 1 | 0 | 0 | 1 | 1 | 0 | 1 | 0 | 1 | 0 |
| 14 Vdc | 0 | 1 | 1 | 0 | 0 | 1 | 0 | 1 | 1 | 0 | 0 | 1 |
| 13 Vdc | 0 | 1 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 0 | 1 |
| 12 Vdc | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 0 | 1 | 0 | 0 | 1 |
| 11 Vdc | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 0 | 1 | 0 | 1 | 0 |
| 10 Vdc | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 0 | 0 | 1 |
| 9 Vdc | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 0 | 1 | 0 |
| 8 Vdc | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | 0 |
| 7 Vdc | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 |
| 6 Vdc | 0 | 1 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 |
| 5 Vdc | 0 | 1 | 1 | 0 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 1 |
| 4 Vdc | 0 | 1 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 1 |
| 3 Vdc | 1 | 0 | 1 | 0 | 0 | 1 | 1 | 0 | 1 | 0 | 0 | 1 |
| 2 Vdc | 1 | 0 | 1 | 0 | 0 | 1 | 1 | 0 | 1 | 0 | 1 | 0 |
| Vdc | 0 | 1 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 1 |
| 0 | 0 | 1 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | 0 | 1 | 0 |
| Vdc | 1 | 0 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | 0 |
| $-2 \mathrm{Vdc}$ | 0 | 1 | 0 | 1 | 1 | 0 | 0 | 1 | 0 | 1 | 0 | 1 |
| $-3 \mathrm{Vdc}$ | 0 | 1 | 0 | 1 | 1 | 0 | 0 | 1 | 0 | 1 | 1 | 0 |
| -4Vdc | 1 | 0 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 0 | 1 | 0 |
| $-5 \mathrm{Vdc}$ | 1 | 0 | 0 | 1 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | 0 |
| $-6 \mathrm{Vdc}$ | 1 | 0 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 |
| -7Vdc | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 |
| -8Vdc | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 1 |
| -9Vdc | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 1 |
| -10Vdc | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 1 | 0 |
| $-11 \mathrm{Vdc}$ | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 1 | 0 | 1 |
| -12Vdc | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 1 | 1 | 0 |
| $-13 \mathrm{Vdc}$ | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | 0 | 1 | 0 |


| -14Vdc | 1 | 0 | 0 | 1 | 1 | 0 | 1 | 0 | 0 | 1 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $-15 \mathrm{Vdc}$ | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 0 | 1 | 0 | 1 |
| $-16 \mathrm{Vdc}$ | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 0 | 1 | 1 | 0 |

## II. Multilevel Inverter with Reduced Switch Count



Figure 1.33 Level Inverter Topology

The circuit configuration of the developed 33-level MLI topology is represented in Figure 1. It has eight unidirectional and four bidirectional semiconductor switches with four input DC voltage sources. The basic unit of the proposed architecture is able to generate thirty-three levels of voltage at the output. The magnitudes of the input DC sources V1, V2, V3, and V4 are selected in the ratio of 1:2:4:9 [31].

### 2.1 Mode of Operation

The basic unit generates 33 number of voltage levels, including $0 \mathrm{~V}, \pm 1 \mathrm{Vdc}, \pm 2 \mathrm{Vdc}, \pm 3 \mathrm{Vdc}, \pm 4 \mathrm{Vdc}, \pm 5 \mathrm{Vdc}, \pm 6 \mathrm{Vdc}, \pm 7 \mathrm{Vdc}, \pm 8 \mathrm{Vdc}$, $\pm 9 \mathrm{Vdc}, \pm 10 \mathrm{Vdc}, \pm 11 \mathrm{Vdc}, \pm 12 \mathrm{Vdc}, \pm 13 \mathrm{Vdc}, \pm 14 \mathrm{Vdc}, \pm 15 \mathrm{Vdc}$ and $\pm 16 \mathrm{Vdc}$ at its output with a step size of Vdc with the DC voltage sources of $\mathrm{V} 1=1 \mathrm{VDC}, \mathrm{V} 2=2 \mathrm{VDC}, \mathrm{V} 3=4 \mathrm{Vdc}, \mathrm{V} 4=9 \mathrm{Vdc}$. The proposed configuration generates 16 positive output voltage steps from +Vdc to +16 Vdc , zero output voltage step, and 16 negative output voltage steps from -Vdc to -16 Vdc . The switching states for the proposed 33-level MLI during both levels of operation (positive and negative) is represented in TABLE 1. The current paths to the load along with the voltage stress.

$+4 V d c$
$+3 V d c$
$+2 \mathrm{Vdc}$


### 2.2 Design of Load

RMS Voltage $($ Vrms $)=230 \mathrm{~V}$
Power $=3000 \mathrm{~W}$
$\mathrm{I}=\mathrm{P} / \mathrm{V} \cos \varphi=3000 / 230 * 0.8=16.3 \mathrm{~A}$, RMS Current $(\mathrm{Irms})=16.3 \mathrm{~A}$
Frequency (f) $=50 \mathrm{~Hz}$
Impedance $(\mathrm{Z})=\mathrm{V}_{\mathrm{rms}} / \mathrm{I}_{\mathrm{rms}}=>\mathrm{Z}=230 / 16.3=14.11 \Omega$

We know that $\cos \varphi=\mathrm{RZ}$
$\mathrm{R}=\cos \varphi * \mathrm{Z}=0.8 * 14.11=11.28 \Omega$

Inductance value is obtained by inductive reactance ( XL ) which can be calculated as,
$\mathrm{X}_{\mathrm{L}}{ }^{2}=\mathrm{Z}^{2}-\mathrm{R}^{2}$ ( from the equation $\mathrm{Z}^{2}=\mathrm{R}^{2}+\mathrm{X}_{\mathrm{L}}{ }^{2}$ ) $\Rightarrow \mathrm{X}_{\mathrm{L}}=8.46 \Omega$
But $\mathrm{X}_{\mathrm{L}}=\mathrm{L} * \omega$. Then, $\mathrm{L}=\mathrm{X}_{\mathrm{L}} /(2 * \pi * 50)$. Therefore, $\mathrm{L}=8.46 /(2 * \pi * 50)=>\mathrm{L}=0.026 \mathrm{H}$

### 2.3 Switch Ratings

Table 2 Ratings of the switch

| Voltage Ratings of the Switch | Current Ratings of the Switch |
| :---: | :---: |
| RMS Voltage, $\mathrm{V}_{\mathrm{rms}}=230 \mathrm{~V}$ | Load current, $\mathrm{I}_{\mathrm{L}}=16.3 \mathrm{~A}$ |
| Peak voltage, $\mathrm{V}_{\mathrm{p}}=\sqrt{2} * 230=325.26 \mathrm{~V}$ | Safety margin is $10 \%$ above the load current, |
| Let us consider a safety margin (safety factor) as $10 \%$ |  |
| Therefore, $10 \%$ of 325.26 V is 32.52 V | i.e. 1.63 A |
| Including safety margin, Total voltage is |  |
| $\mathrm{V}_{\mathrm{t}}=325.26+32.52=357.78 \mathrm{~V}$ | $\mathrm{I}=16.3+1.63=17.93 \mathrm{~A} \cong 18 \mathrm{~A}$ |

The switching frequency of the inverter output is 50 Hz

### 2.4 Modulation Technique for the Inverter

### 2.4.1 Half-Height (HH) Modulation Technique

This modulation technique gives better total harmonic distortion as compared to equal phase modulation technique.
In the Half Height switching modulation technique the total period ( $0-360$ degrees) of the output waveform are divided into four quadrants i.e.

1. The period from 0 to 90 degree is referred as the main switching angle which is calculated as,

$$
\begin{equation*}
a_{k}=\frac{(2 k-1)}{(N-1)} \tag{2.1}
\end{equation*}
$$

Where, $\mathrm{k}=1,2,3,4 \ldots \ldots \ldots . \frac{(N-1)}{2}$ and $\mathrm{N}=$ Number of output voltage levels
2. The period from 90 to 180 degree is referred as the second quadrant switching angle which is calculated as,

$$
\begin{equation*}
a_{\frac{N+1}{2}}=\pi-a_{\frac{N-1}{2}}, \pi-a_{\frac{N-2}{2}}, \ldots \ldots \ldots, \pi-a_{1} \tag{2.2}
\end{equation*}
$$

3. The period from 180 to 270 degree is referred as the third quadrant switching angle which is calculated as,

$$
\begin{equation*}
a_{N}=\pi+a_{1}, \pi+a_{2}, \ldots \ldots \ldots, \pi+\frac{a_{N-1}}{2} \tag{2.3}
\end{equation*}
$$

4. The period from 270 to 360 degree is referred as the final quadrant switching angle which is calculated as,

$$
\begin{equation*}
a_{\frac{3 N-1}{2}}^{2}=2 \pi-a_{\frac{N-1}{2}}^{2}, 2 \pi-a_{\frac{N-2}{2}}^{2}, \ldots \ldots, 2 \pi-a_{1} \tag{2.4}
\end{equation*}
$$

### 2.4.2 Equal Phase (EP) Modulation Technique

In this technique the switching ang1es are distributed averagely over the full complete cyc1e ranging from( $0-360$ )degrees. The equation to calculate the switchinganglesbyEqual Phase angle (EP) method is given by,

$$
\begin{equation*}
W_{S}=S * \frac{180}{Q} \tag{2.5}
\end{equation*}
$$

Where $\mathrm{S}=1,2,3,4, \ldots 2 \mathrm{QQ}=$ Number of output voltage levels

## III. Results and DISCUSSION



Figure 2. 33-Level Asymmetrical Inverter Simulation Circuit

In an asymmetrical switching pattern, the input DC voltages are given as $\mathrm{V}_{1}=36 \mathrm{~V}$ and $\mathrm{V}_{2}=36 \mathrm{~V}, \mathrm{~V}_{3}=108 \mathrm{~V}, \mathrm{~V}_{4}=108 \mathrm{~V}$. The switches $S_{1}$ to $S_{8}$ are Unidirectional MOSFET semiconductor switches. The switches $S_{9}$ and $S_{10}$ are Bi-Directional MOSFET semiconductor switches.

### 3.1 Gate Pulses for one full cycle




Figure 3. Gate Pulses for 33 level inverter circuit
The proposed asymmetrical multilevel inverter is simulated for the Half Height method in the MATLAB/Simulation environment. The results are analyzed for RL load. The detailed analysis of each of the above simulations was done and through detailed comparisons, inferences were made on the basis of Total Harmonic Distortion, circuit complexity, voltage stress on devices etc.

In the 33 level MLI, the circuit is built of 8 MOSFET switches. The load is RL load of $\mathrm{R}=11.288$ ohms and $\mathrm{L}=0.026 \mathrm{H}$. The asymmetric dc input voltages are used in the ratio of 1:2:4:9. Figure 2. represents the simulation circuit of the proposed 33-level inverter.


Figure 4. Output voltage waveform of 33-level Asymmetrical inverter using Equal Phase modulation technique for RL load


Figure 5. THD spectrum for output voltage using Equal Phase modulation technique for RL load


Figure 6. Output voltage waveform of 33-level Asymmetrical inverter using Half-Height modulation technique for RL load


Figure 7. THD spectrum for output voltage using Half-Height modulation technique for RL load

## IV. Conclusion

A new thirty-three level asymmetric multilevel inverter with minimal device count is considered in this work. The topology of the thirtythree level is demonstrated with the Equal Phase and Half-Height modulation techniques. The inverter is simulated RL load. The proposed inverter is with RL load. The total harmonic distortion of the output voltage of the multilevel inverter is 14.87 with Equal Phase modulation technique and $0.69 \%$ with Half-height modulation technique. The total harmonic distortion is similar to other thirtythree level inverter topologies, but in this work it is achieved with a minimal number of device counts. The circuit is modeled in MATLAB Simulink and results are discussed.

## References

[1] Adrustavantha R and Dr Manjunatha Y R, "Cascaded Envelope Type Asymmetric Multilevel Inverter with Binary configuration" in STRAD international journal, vol. 7, issue 11, November 2020.
[2] Y R Manjunatha and Amoolya DR, "Generation of 127 Levels Multilevel Inverter Output using Selective Harmonic Elimination Technique", in Akinik publications, New Delhi, vol. 1, pp. 91-104, 2019.
[3] Palakurthi NVS Ayyappa, Sandesh Andrade and Y R Manjunatha, "Design and analysis of symmetric and asymmetric multilevel inverter for renewable energy applications" proceedings of 13th international India conference, INDICON 2016. Organized by IEEE Bangalore Section at IISc Bangalore.
[4] Palakurthi NVS Ayyappa and Y R Manjunatha, "A Novel Modified Cascaded Multilevel Inverter with Optimal Number of Constant Active Switches", international journal of research in engineering and technology publications (IJRPET), vol. 2, issue. 10, October 2016.
[5] Sandesh Andrade and YR Manjunatha, "A 31-level inverter with optimal number of switches for power applications" in IEEE International Conference on Recent Trends in Electronics, Information \& Communication Technology (RTEICT-2016), organized by Sri Venkateshwara College of Bangalore, pp. 221-225, May 2016.
[6] Emad Samadaei, A. Sheikholeslami, S. Asghar Gholamian, J. Adabi, "A Square T-Type (ST-Type) Module for Asymmetrical Multilevel Inverters" in IEEE Transactions on Power Electronics, vol. 33, no. 2, pp. 987-996, Feb. 2018.
[7] Mahdi Vijeh, Emad Samadaei, Mohammad Rezanejad, Hani Vahedi, Kamal Al-Haddad, "A New Asymmetrical Cascaded Multilevel Inverter with Reduced Number of Components" in IEEE Conference 2018.
[8] M. Vijeh, E. Samadaei, M. Rezanejad, H. Vahedi and K. Al-Haddad, "Design and implementation of a new three source topology of multilevel inverters with reduced number of switches" IECON 2016-42nd Annual Conference of the IEEE Industrial Electronics Society, Florence, 2016, pp. 6500-6505.
[9] R. S. Alishah, S. H. Hosseini, E. Babaei and M. Sabahi, "Optimal Design of New Cascaded Switch Ladder Multilevel Inverter Structure" in IEEE Transactions on Industrial Electronics, vol. 64, no. 3, pp. 2072-2080, March 2017.
[10] Ebrahim Babaei, Mohammad Ali Hosseinzadeh, Maryam Sarbanzadeh3, Carlo Cecati, "A New Basic Unit for Cascaded Multilevel Inverters with Reduced Number of Power Electronic Devices" 7th Power Electronics, Drive Systems \& Technologies Conference (PEDSTC 2016) 16-18 Feb. 2016.


