



Design of 64-bit BCD Adder with Modified Connection Logic using Carry Select Adder

¹Kuncham Pruthvi Raj, ²M. Kiran Kumar, ³Amrita Sajja

¹Research Scholar, ^{2,3}Assistant Professor

^{1,2,3}Electronics and Communication Engineering,
Anurag University, Hyderabad, India.

Abstract: Binary arithmetic is one of the most primitive and most commonly used applications in microprocessors, digital signal processors etc. But binary arithmetic is unable to fulfill the requirement of fractional terms thus causing inexact results. And in commercial applications fractional terms are common and efficient output is must requirement so we use Binary Coded Decimal (BCD) adders. Because they contain two binary adders and a carry look ahead adder for corrective logic, traditional BCD adders are slow. Thus, new high-speed BCD adders that employ a single binary adder have been devised and built here. The suggested BCD adder lowers the number of binary adders, which lowers the BCD adder's propagation time. Utilizing a Carry Select Adder, a 64-bit BCD adder was also implemented. Vivado 2018.2 version is used to design and implement the suggested BCD adders using Verilog. The results of conventional BCD adders are compared with proposed BCD adders. The experimental results show that the proposed BCD adders outperform the traditional BCD adders by 15.28%.

IndexTerms - BCD Adder, Carry select adder , Multiplexer, FPGA implementation.

I. INTRODUCTION

In our day-to-day life electronics play a important role. Back in 90's the technology evolution started and now in 21st century, the technology has been updated far ahead than expected. Once there used to be computer with big size of machines like CPU, Monitor, hard disks, floppy drives, etc. but now laptops, tabs, etc are in use. The approach for latest and simple use electronics is very much needed in present atmosphere. One such improvement is required in adders, amplifiers, transmitters, etc is needed so the design engineers are trying their best to decrease the area of the device and as well as to decrease the delay for the operation of the device. Now, the BCD adder is used by both computers and calculators. The BCD-Adder is used by calculators and computers that perform arithmetic operations directly in the decimal number system. The BCD-Adder accepts binary numbers that are decimal. The Decimal-Adder requires a minimum of nine inputs and five outputs. Nevertheless, a 16-bit binary integer is utilised instead of a 4-bit one in the BCD adder due to its increasing use. Additionally, a correction logic employing CLA is inserted in the adder to reduce delay time.

a) Binary-Coded Decimal (BCD): A type of binary encodings of decimal numbers known as Binary-Coded Decimal uses a defined amount of binary bits to represent each decimal digit. For every decimal digit in the BCD encoding, a 4-bit binary code is usually employed. This makes the binary representation of decimal numbers easier to understand and more readable for humans, which makes it especially helpful in situations where decimal arithmetic is crucial.

b) BCD Addition: BCD addition involves adding two BCD numbers, typically represented as strings of 4-bit nibbles. The addition is performed similarly to binary addition, digit by digit. If the result of adding two BCD digits exceeds 9 (1001 in BCD), a correction factor is added to bring the result back into the valid BCD range.

For example, consider the addition of two BCD digits:

$$\begin{array}{r} 1001 \quad 9 \text{ in BCD} \\ + 1010 \text{ (A in BCD, which is 10 in decimal)} \\ \hline 10011 \text{ (Corrected to BCD)} \end{array}$$

Here, the correction factor of 6 (0110 in binary) is added to ensure that the result remains a valid BCD digit.

II. LITERATURE SURVEY

“Parallel BCD adders with new majority gate architectures for quantum-dot cellular automata”. This is a new definition for the output carry computation of a BCD adder using majority gates, which may be used to compute all of the multi-digit BCD adder's carries simultaneously [1-2]. To calculate carries in the BCD adder, we have implemented decimal group generate and decimal group propagate signals. We have thereby decreased the multi digit BCD adder's latency. To implement the suggested multi-digit BCD adder, we have used various binary adder types, including RCA, CFA, and parallel binary adder (PBA) [4]. Our PBA-based n-digit BCD adder decreases the area-delay product (ADP) and delay, theoretically. The 4-bit binary adder (ADD1), correction logic (CL), and the 1-digit BCD adder are the components of the 4-bit binary adder (ADD2). To obtain the binary total bS3:0 and the output carry bCout[3], the binary adder (ADD1) adds the decimal numbers dA3:0, dB3:0, and dCin. To convert the binary sum bS3:0 to decimal sum dS3:0, the CL circuit generates the carry signals cL3:0 and dCout. Otherwise dCout = 1, then cL3:0 = (0110)₂, otherwise not, cL3:0 = (0000)₂[5]. The binary adder (ADD2) adds bS3:0 and cL3:0 to generate the decimal digit

dS3:0. The multi-digit BCD adder produces parallel decimal input carry, but the decimal group generate and propagate signals are independent of it. As a result, the multi-digit BCD adder's generation and propagation signals are shared by all decimal groups, and they share the same latency.




Fig.1 BCD adder correction using CLA




Fig.2 BCD adder correction logic

III. EXISTING METHOD

The design in [12] used the same block diagram for the implementation of BCD adder but they have used AND OR gate based output carry as shown in Fig.1.

$$dC_{out} = bC_{out} + (bS_{3:0} \geq 10) + (bS_{3:0} = 9)dC_{in}$$

$$dC_{out} = bC_{out} + (bS_{3:0} \geq 10) + (bS_{3:0} \geq 9)$$

$$dC_{in} = bC_{out} + (bS_{3:0} \geq 10) + [bC_{out} + (bS_{3:0} \geq 9)]dC_{in}$$

The logic signals $bC_{out} + (bS_{3:0} \geq 10)$ and $bC_{out} + (bS_{3:0} \geq 9)$ can be rewritten as $[bC_{out} + (bS_{3:0} \geq 10)] \cdot [bC_{out} + (bS_{3:0} \geq 9)]$ and $[bC_{out} + (bS_{3:0} \geq 10)] + [bC_{out} + (bS_{3:0} \geq 9)]$, respectively. By substituting these values in dC_{out} , we can rewrite the equation of dC_{out} as follows: $dC_{out} = [bC_{out} + (bS_{3:0} \geq 10)] \cdot [bC_{out} + (bS_{3:0} \geq 9)] + [bC_{out} + (bS_{3:0} \geq 10) + bC_{out} + (bS_{3:0} \geq 9)]dC_{in}$ (3) The dC_{out} in (3) is clearly in 3-input majority gate form with inputs $bC_{out} + (bS_{3:0} \geq 10)$, $bC_{out} + (bS_{3:0} \geq 9)$ and dC_{in} . $dC_{out} = M(bC_{out} + (bS_{3:0} \geq 10), bC_{out} + (bS_{3:0} \geq 9), dC_{in})$. The terms $(bS_{3:0} \geq 10)$ and $(bS_{3:0} \geq 9)$ are binary signals and we are calling these signals as decimal group generate and decimal group propagate signals. These two signals are represented as $dG_{3:0}$ and $dP_{3:0}$. $dG_{3:0} = bC_{out} + (bS_{3:0} \geq 10)$. $dP_{3:0} = bC_{out} + (bS_{3:0} \geq 9)$. The proposed majority gate form of dC_{out} using $dG_{3:0}$ and $dP_{3:0}$ signals is given as follows: $dC_{out} = M(dG_{3:0}, dP_{3:0}, dC_{in})$. The dC_{out} uses decimal group generate and decimal group propagate signals for calculation. This is similar to CLA method for the calculation of carry. Because of this, we are calling CL stage as CL-CLA. The $cL_{3:0}$ signal is calculated using the dC_{out} . $cL_{3:0} = \{0, dC_{out}, dC_{out}, 0\}$ The proposed dC_{out} requires only 1 majority gate after calculating the $dG_{3:0}$ and $dP_{3:0}$ signals. The Proposed majority gate circuit for calculating dC_{out} used the majority gate results presented for calculation of $dG_{3:0}$. $dG_{3:0} = bC_{out} + bS_3 \cdot bS_2 + bS_3 \cdot bS_1 = M(bC_{out}, M(bC_{out}, bS_3, 1), M(bS_3, bS_2, bS_1))$ To save the area, we have calculated $dP_{3:0}$ as follows: $dP_{3:0} = bC_{out} + (bS_{3:0} \geq 9) = bC_{out} + (bS_{3:0} \geq 10) + (bS_{3:0} = 9) = dG_{3:0} + bS_3 \cdot bS_0$. We can observe that the decimal group generate and decimal group propagate signals are independent of decimal input carry, which are produced parallelly in the multi-digit BCD adder. Consequently, all decimal group generate and decimal group propagate signals of the multi-digit BCD adder share the same delay. The majority gate circuit for calculating the carries dC_1, dC_2, dC_3 and dC_4 using decimal group generate and decimal group propagate signals. The delay required for calculating the dC_4 is only the delay of four majority gates, which can be achieved from the proposed definition of dC_{out} .

TABLE I: Theoretical Area, Delay and ADP Comparisons for Different Types of n -digit BCD Adders

Type	Area				Delay				ADP
	$I_{a1}(n)$	$I_{a2}(n)$	$I_{cl}(n)$	$I(n)$	d_{a1}	d_{a2}	$d_{cl}(n)$	$d(n)$	
Prop. RCA-BCD	$12n$	$12n$	$6n$	$30n$	7	7	$3+n$	$17+n$	$30n^2 + 510n$
Prop. CFA-BCD	$12n$	$12n$	$6n$	$30n$	7	7	$3+n$	$17+n$	$30n^2 + 510n$
Prop. PBA-BCD	$14n$	$14n$	$6n$	$34n$	5	5	$3+n$	$13+n$	$34n^2 + 442n$
PBA-BCD [10]	$16n$	$10n$	$3n$	$29n$	5	4	$7n-5$	$7n+4$	$203n^2 + 116n$
BCD [11]	$12n$	$10n$	$3n$	$25n$	5	2	$7n-5$	$7n+2$	$175n^2 + 50n$
CFA-BCD [12]	$16n$	$12n$	$6n$	$34n$	5	4	$2+2n$	$2n+11$	$68n^2 + 374n$

The total delay required for the n -digit BCD adder is the sum of delay required for ADD1 (da_1), ADD2 (da_2) and CLCLA ($d_{cl}(n)$) circuits as shown in Fig. 2. All ADD1 blocks in n -digit BCD adder can calculate in parallel. The da_1 , da_2 and $d_{cl}(n)$ represent the delay of 1-digit ADD1, ADD2 and n -digit CL-CLA blocks, respectively. The delay da_1 and da_2 depend upon the selection of 4-bit binary adder. In case of proposed PBA-BCD design, both of the da_1 and da_2 values are 5 majority gates. The delay $d_{cl}(n)$ of n -digit BCD adder is the sum of delay required for calculation of $dGi+3:i$, $dPi+3:i$ and all $dCounts$, as shown in Fig. 2. The delay required for $dGi+3:i$ and $dPi+3:i$ terms is 3 majority gates, as shown in Fig. 1. An n -digit BCD adder requires delay of n majority gates for calculation of all $dCounts$ after calculation of $dGi+3:i$ s and $dPi+3:i$ s, as shown in Fig. 1. The delay term $d_{cl}(n)$ is given as follow: $d_{cl}(n) = 3 + n$ (11) The generalized expression for calculating the delay complexity of an n -digit BCD adder (in terms of majority gates) is given as follow: $d(n) = da_1 + da_2 + 3 + n$.

The delay complexity for an n -digit RCA-BCD, CFA-BCD and PBA-BCD designs are shown below.

$$d(n) = 17 + n \quad (13)$$

$$d(n) = 17 + n \quad (14)$$

$$d(n) = 13 + n \quad (15)$$

IV. PROPOSED METHOD:

We propose a new definition for BCD adder output carry computation in terms of majority gates and use it for computing all the carries of the multi-digit BCD adder in parallel. We have introduced decimal group generate and decimal group propagate signals to calculate carries in the BCD adder. As a result, we have reduced delay in the multi digit BCD adder. We have used different types of binary adders, such as RCA, CFA and parallel binary adder (PBA) for realizing the proposed multi-digit BCD adder. Theoretically, our PBA based n -digit BCD adder reduces the delay and area-delay product (ADP) by 50% compared with the existing designs. Carry flow adder (CFA) based and carry look ahead adder (CLA) based BCD adders, which show good performance. Moreover, exploits novel binary adder to propose the efficient 1-digit BCD adder, reducing comprehensive consumption. In order to fully utilize the majority gates, and rewrite the correction function for less delay by using Carry Select Adder. The BCD adder uses the 4-bit binary adder for generation of decimal digits. The performance of BCD adder also depends upon the selection of 4-bit binary adder. In this section, we are going to change the Correction logic by modified it with Carry Select Adder for area and delay complexity of n -digit BCD adder. By decoding bigger groups of adder bits, higher-order carry select adder decoding may minimise the amount of partial product rows by a wider margin. This procedure of adding requires 3 operations.

- First, the 64 bits are grouped, and then we instantiate 16 instances of a 4-bit BCD adder (`bcd_adder_4bit`) within a generate loop.
- The 64-bit inputs a and b are split into 16 4-bit parts, each part being processed by one instance of the 4-bit BCD adder.
- In the second stage, the outputs of each 4-bit BCD addition (sum and `carry_out`) are assigned to the corresponding part of the sum and `carry_out` signals of the 64-bit BCD adder.
- The `carry_out` of the last 4-bit BCD addition is considered as the `carry_out` of the entire 64-bit BCD addition.
- In the second stage, for each 4-bit part we instantiate a carry select adder (`carry_select_adder`) to perform the BCD addition.
- The sum and carry out of each 4-bit addition are assigned to the corresponding part of the sum and `carry_out` signals of the 64-bit BCD adder.
- The `carry_out` of the last stage is considered as the `carry_out` of the entire 64-bit BCD addition. This design allows the 64-bit BCD addition to be performed in parallel using carry select adders for efficient carry handling.

Table 2: BCD Adder Truth Table

Binary Sum				BCD Sum				Decimal
K	Z	4Z	2Z	C	S ₂	S ₄	S ₂ S ₁	
0	0	0	0	0	0	0	0	0
0	0	0	0	1	0	0	0	1
0	0	0	1	0	0	0	1	0
0	0	0	1	1	0	0	1	1
0	0	1	0	0	0	1	0	0
0	0	1	0	1	0	0	1	0
0	0	1	1	0	0	1	1	0
0	0	1	1	1	0	0	1	1
0	1	0	0	0	0	1	0	0
0	1	0	0	1	0	1	0	0
0	1	0	1	0	1	0	0	0
0	1	0	1	1	1	0	0	0
0	1	1	0	0	1	0	0	0
0	1	1	0	1	0	0	1	0
0	1	1	1	0	1	0	1	0
0	1	1	1	1	1	0	1	0
1	0	0	0	0	1	0	1	1
1	0	0	0	1	1	0	1	1
1	0	0	1	0	1	1	0	0
1	0	0	1	1	1	0	0	1
1	0	1	1	1	1	0	0	1

Table 3 Carry Select Adder Truth Table.

Inputs			Outputs	
A	B	C _{in}	S	C _{out}
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

V. RESULTS




Fig.3 BCD adder results

Table 4 Comparison Table

PARAMETER	EXISTING	PROPOSED
Methodology	CLA	CSA
Delay(ns)	7.75ns	4.835ns

CONCLUSION

In this, BCD adder engineering is adjusted by supplanting the adjustment rationale of carry see ahead adder with carry select adder. The proposed plan of adder is reenacted and synthesized for different input bit sizes and after that assessed in terms of delay (ns) with the existing adders and region involved. The modern proposed strategy is would be managing Carry select adder, carry select adder for the most part a sort of parallel adder that points to diminish the engendering delay related with parallel expansion. It is planned to make strides the speed of expansion by employing a dual-bank structure, permitting for the parallel calculation of carries in both banks. By this delay is been diminished. In future, the BCD adders can be worked barcode functions which is point of sale, high automated testing machines, etc.

REFERENCES

- [1] Zhang, Tingting, Vikramkumar Pudi, and Weiqiang Liu. "New majority gate-based parallel BCD adder designs for quantum-dot cellular automata." *IEEE Transactions on Circuits and Systems II: Express Briefs* 66, no. 7 (2018): 1232-1236.
- [2] S. Shankland, "IBMs POWER6 gets help with math, multimedia," in *ZDNet News*, 2006.
- [3] X. Cui, W. Dong, W. Liu, E. E. Swartzlander Jr, and F. Lombardi, "High performance parallel decimal multipliers using hybrid BCD codes," *IEEE Transactions on Computers*, vol. 66, no. 12, pp. 1994-2004, 2017.
- [4] K. Walus and G. A. Jullien, "Design tools for an emerging SoC technology: quantum-dot cellular automata," in *Proceedings of the IEEE*, vol. 94, no. 6, pp. 1225-1244, 2006.
- [5] M. Vacca, M. Graziano, J. Wang, F. Cairo, and G. Causaprano, *NanoMagnet Logic: An Architectural Level Overview*. Springer Berlin Heidelberg, 2014.
- [6] A. Khitun and K. L. Wang, "Nano scale computational architectures with spin wave bus," *Superlattices & Microstructures*, vol. 38, no. 3, pp. 184- 200, 2005.
- [7] M. Taghizadeh, M. Askari, and K. Fardad, "BCD computing structures in quantum-dot cellular automata," in *Proc. International Conference on Computer and Communication Engineering*, 2008, pp. 1042-1045.
- [8] F. Kharbush and G. M. Chaudhry, "The design of quantum-dot cellular automata decimal adder," in *Proc. IEEE International Conference on Multitopic*, 2008, pp. 71-75.
- [9] W. Liu, L. Lu, M. O'Neil, and E. E. Swartzlander Jr, "Cost-efficient decimal adder design in quantum-dot cellular automata," in *Proc. IEEE International Symposium on Circuits and Systems*, 2011, pp. 1347-1350.
- [10] G. Cocorullo, P. Corsonello, F. Frustaci, and S. Perri, "Design of efficient BCD adders in quantum-dot cellular automata," *IEEE Transactions on Circuits & Systems II Express Briefs*, vol. 64, no. 5, pp. 575-579, 2017.
- [11] D. Abedi and G. Jaberipur, "Decimal full adders specially designed for quantum-dot cellular automata," *IEEE Transactions on Circuits & Systems II Express Briefs*, vol. 65, no. 1, pp. 106-110, 2017.
- [12] Cocorullo, Giuseppe, Pasquale Corsonello, Fabio Frustaci, and Stefania Perri. "Design of efficient BCD adders in quantum-dot cellular automata." *IEEE Transactions on Circuits and Systems II: Express Briefs* 64, no. 5 (2016): 575-579.
- [13] Haque, Mubin Ul, Zarrin Tasnim Sworna, Hafiz Md Hasan Babu, and Ashis Kumer Biswas. "A fast fpga-based bcd adder." *Circuits, Systems, and Signal Processing* 37, no. 10 (2018): 4384-4408.
- [14] D. Ajitha, K. Ramanaiah, and V. Sumalatha, "An enhanced high-speed multi-digit BCD adder using quantum-dot cellular automata," *Journal of Semiconductors*, vol. 38, no. 2, pp. 38-46, 2017.
- [15] A. Roohi, R. Zand, S. Angizi, and R. F. Demara, "A paritypreserving reversible QCA gate with self-checking cascable resiliency," *IEEE Transactions on Emerging Topics in Computing*, 2018,
- [16] W. Liu, L. Lu, M. O'Neill, and E. E. Swartzlander, "A first step toward cost functions for quantum-dot cellular automata designs," *IEEE Transactions on Nanotechnology*, vol. 13, no. 3, pp. 476-487, 2014.